FAIRCHILD

SEMICONDUCTOR

May 2002 Revised May 2002

74LVXZ161284 Low Voltage IEEE 161284 Translating Transceiver with Power-Up Protection

General Description

The LVXZ161284 contains eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE 1284 compliant interface. The device supports the IEEE 1284 standard and is intended to be used in an Extended Capabilities Port mode (ECP). The pinout allows for easy connection from the Peripheral (A-side) to the Host (cable side).

Outputs on the cable side can be configured to be either open drain or high drive (\pm 14 mA) and are connected to a separate power supply pin (V_{CC-Cable}) that allows these outputs to be driven by a higher supply voltage than the A-side. The pull-up and pull-down series termination resistance of these outputs on the cable side is optimized to drive an external cable. In addition, the C inputs and the B and Y outputs on the cable side contain internal pull-up resistors connected to the V_{CC-Cable} supply to provide proper input termination and pull-ups for open drain output mode.

Outputs on the Peripheral side are standard low-drive CMOS outputs designed to interface with 3V logic. The DIR input controls data flow on the A_1-A_8/B_1-B_8 transceiver pins.

This device also has an added power-up protection feature which forces the Y outputs $(Y_9 - Y_{13})$ to a high state after power-on until one of the associated inputs $(A_9 - A_{13})$ goes HIGH. When an associated input $(A_9 - A_{13})$ goes HIGH, all Y outputs $(Y_9 - Y_{13})$ are activated.

Features


- Supports IEEE 1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals
- Translation capability allows outputs on the cable side to interface with 5V signals
- All inputs have hysteresis to provide noise margin
- B and Y output resistance optimized to drive external
- cable
- B and Y outputs in high impedance mode during power down
- C inputs and B, Y outputs on cable side have internal 1.4 kΩ pull-up resistors
- Flow-through pin configuration allows easy interface between the "Peripheral and Host"
- Replaces the function of two (2) 74ACT1284 devices
- Power-up protection prevents errors when the printer is powered on but no valid signal is at the input pins (A₉ A₁₃).


Ordering Code

Order Number	Package Number	Package Description
74LVXZ161284MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [RAIL]
74LVXZ161284MEX	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TAPE and REEL]
74LVXZ161284MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [RAIL]
74LVXZ161284MTX	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]

© 2002 Fairchild Semiconductor Corporation DS500729







Absolute Maximum Rat	ngs(Note 3)	Recommended Opera	ting
Supply Voltage		Conditions	
V _{CC}	-0.5V to +4.6V	Supply Voltage	
V _{CC—Cable}	-0.5V to +7.0V	V _{CC}	3.0V to 3.0
$V_{CC-Cable}$ Must Be $\geq V_{CC}$		V _{CC—Cable}	3.0V to 5.
Input Voltage (VI)—(Note 4)		DC Input Voltage (VI)	0V to V
A ₁ –A ₁₃ , PLH _{IN} , DIR, HD	–0.5V to V_{CC} + 0.5V	Open Drain Voltage (V _O)	0V to 5.
B ₁ -B ₈ , C ₁₄ -C ₁₇ , HLH _{IN}	-0.5V to +5.5V (DC)	Operating Temperature (T _A)	-40°C to +85
B ₁ -B ₈ , C ₁₄ -C ₁₇ , HLH _{IN}	-2.0V to +7.0V*		
	*40 ns Transient		
Output Voltage (V _O)			
A ₁ –A ₈ , A ₁₄ –A ₁₇ , HLH	–0.5V to V _{CC} +0.5V		
B ₁ –B ₈ , Y ₉ –Y ₁₃ , PLH	-0.5V to +5.5V (DC)		
B ₁ –B ₈ , Y ₉ –Y ₁₃ , PLH	-2.0V to +7.0V*		
	*40 ns Transient		
DC Output Current (I _O)		2	
A ₁ –A ₈ , HLH	±25 mA		
B ₁ –B ₈ , Y ₉ –Y ₁₃	±50 mA	3. 18. 14	
PLH (Output LOW)	84 mA	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
PLH (Output HIGH)	–50 mA	272 6	
Input Diode Current (I _{IK})—(Note 4) DIR, HD, A ₉ –A ₁₃ , PLH, HLH, C ₁₄ –C ₁₇	– 20 m A	Som.cn	
Output Diode Current (I _{OK})		G	
A ₁ –A ₈ , A ₁₄ –A ₁₇ , HLH	±50 mA		
B ₁ –B ₈ , Y ₉ –Y ₁₃ , PLH	-50 mA		
DC Continuous V _{CC} or Ground Current	±200 mA		
Storage Temperature	-65°C to +150°C	Note 3: Absolute maximum ratings are value may be damaged or have its useful life impaire	
ESD		mend operation outside the databook specifica	
Human Body Model	4000V	Note 4: Either voltage limit or current limit is su	fficient to protect inputs.
Machine Model	200V		
Charged Device Model	2000V		

DC Electrical Characteristics

	Parameter		V	V _{CC—Cable} (V)	$\mathbf{T}_{\mathbf{A}} = 0^{\circ}\mathbf{C}$	$T_A = -40^{\circ}C$	Units	Conditions
Symbol			V _{CC} (V)		to +70°C	to +85°C		
		(-)	Guaranteed Limits					
V _{IK}	Input Clamp Diode Voltage		3.0	3.0	-1.2	-1.2	V	I _i = -18 mA
VIH	Minimum	A _n , B _n , PLH _{IN} , DIR, HD	3.0-3.6	3.0-5.5	2.0	2.0		
	HIGH Level	C _n	3.0-3.6	3.0–5.5	2.3	2.3	V	
	Input Voltage	HLH _{IN}	3.0-3.6	3.0–5.5	2.6	2.6		
V _{IL}	Maximum	A _n , B _n , PLH _{IN} , DIR, HD	3.0-3.6	3.0–5.5	0.8	0.8		
	LOW Level	C _n	3.0-3.6	3.0–5.5	0.8	0.8	V	
	Input Voltage	HLH _{IN}	3.0-3.6	3.0–5.5	1.6	1.6		
ΔV _T	Minimum Input	A _n , B _n , PLH _{IN} , DIR, HD	3.3	5.0	0.4	0.4		$V_{T}^{+} - V_{T}^{-}$
	Hysteresis	C _n	3.3	5.0	0.8	0.8	V	$V_T^+ - V_T^-$
		HLH _{IN}	3.3	5.0	0.2	0.2		$V_{\rm T}^+ - V_{\rm T}^-$
V _{ОН}	Minimum HIGH	A _n , HLH	3.0	3.0	2.8	2.8		$I_{OH} = -50 \ \mu A$
	Level Output		3.0	3.0	2.4	2.4		$I_{OH} = -4 \text{ mA}$
	Voltage	B _n , Y _n	3.0	3.0	2.0	2.0	V	$I_{OH} = -14 \text{ mA}$
		B _n , Y _n	3.0	4.5	2.23	2.23	1	$I_{OH} = -14 \text{ mA}$
		PLH	3.15	3.15	3.1	3.1		I _{OH} = -500 μA

					$T_A = 0^{\circ}C$	$T_A = -40^{\circ}C$		
Symbol	Par	ameter	V _{CC} (V)	V _{CC—Cable} (V)	to +70°C	to +85°C	Units	Conditions
			(•)	(•)	Guarante	ed Limits	-	
V _{OL}	Maximum LOW	A _n , HLH	3.0	3.0	0.2	0.2		$I_{OL} = 50 \ \mu A$
	Level Output		3.0	3.0	0.4	0.4		$I_{OL} = 4 \text{ mA}$
	Voltage	B _n , Y _n	3.0	3.0	0.8	0.8	v	I _{OL} = 14 mA
		B _n , Y _n	3.0	4.5	0.77	0.77	v	I _{OL} = 14 mA
		PLH	3.0	3.0	0.85	0.95		I _{OL} = 84 mA
		PLH	3.0	4.5	0.8	0.9		I _{OL} = 84 mA
۲ _D	Maximum Output	B ₁ - B ₈ , Y ₉ -Y ₁₃	3.3	3.3	60	60		
5	Impedance		3.3	5.0	55	55	_	(Note 5)(Note 7
	Minimum Output	B ₁ - B ₈ , Y ₉ - Y ₁₃	3.3	3.3	30	30	Ω	
	Impedance		3.3	5.0	35	35		(Note 5)(Note 7
۲p	Maximum Pull-Up	B ₁ - B ₈ , Y ₉ - Y ₁₃	3.3	3.3	1650	1650		
	Resistance	C ₁₄ - C ₁₇	3.3	5.0	1650	1650	Ω	
	Minimum Pull-Up	B ₁ -B ₈ , Y ₉ - Y ₁₃	3.3	3.3	1150	1150		
	Resistance	C ₁₄ - C ₁₇	3.3	5.0	1150	1150	Ω	
н	Maximum Input	A ₉ - A ₁₃ , PLH _{IN} ,			3.	and the second		
	Current in	HD, DIR, HLH _{IN}	3.6	3.6	1.0	1.0		$V_{I} = 3.6V$
	HIGH State	C ₁₄ - C ₁₇	3.6	3.6	50.0	50.0	μA	V _I = 3.6V
		C ₁₄ -C ₁₇	3.6	5.5	100	100		V _I = 5.5V
11	Maximum Input	A ₉ - A ₁₃ , PLH _{IN} ,				-		
IL.	Current in	HD, DIR, HLH _{IN}	3.6	3.6	-1.0	-1.0	μA	$V_{I} = 0.0V$
	LOW State	C ₁₄ - C ₁₇	3.6	3.6	-3.5	-3.5		
		C ₁₄ - C ₁₇	3.6	5.5	-5.0	-5.0	mA	$V_I = 0.0V$
OZH	Maximum Output	A ₁ - A ₈	3.6	3.6	20	20		V _O = 3.6V
-OZH	Disable Current	B ₁ - B ₈	3.6	3.6	50	50	μA	V _O = 3.6V
	(HIGH)	B ₁ - B ₈	3.6	5.5	100	100	μι	$V_0 = 5.5V$
071	Maximum	A ₁ - A ₈	3.6	3.6	-20	-20	μA	10 0.01
UZL	Output Disable	B ₁ - B ₈	3.6	3.6	-3.5	-3.5		V _O = 0.0V
	Current (LOW)	B ₁ - B ₈	3.6	5.5	-5.0	-5.0	mA	10 0.01
OZPU	Maximum Power-Up	Y ₉ - Y ₁₃	0 to 1.5	0 to 1.5	350	350	μA	V _O = 5.5V
0ZPU	Disable Current	B ₁ - B ₈	(Note 8)	(Note 8)	-5	-5	mA	$V_0 = 0.0V$
OZPD	Maximum Power-Down		0 to 1.5	0 to 1.5	350	350	μA	$V_0 = 0.6V$ $V_0 = 5.5V$
OZPD	Disable Current	B ₁ - B ₈	(Note 8)	(Note 8)	-5	-5	mA	$V_0 = 0.0V$ $V_0 = 0.0V$
OFF	Power Down	B ₁ - B ₈ , Y ₉ - Y ₁₃ ,	(11010-0)	(11010-0)		0		10-0.01
OFF	Output Leakage	PLH	0.0	0.0	100	100	μΑ	$V_0 = 5.5V$
OFF	Power Down							
OFF	Input Leakage	C ₁₄ -C ₁₇ , HLH _{IN}	0.0	0.0	100	100	μΑ	$V_I = 5.5V$
·	Power Down							
OFF—ICC			0.0	0.0	250	250	μΑ	(Note 6)
	Leakage to V _{CC} Power Down Leakage							
OFF—ICC2	•		0.0	0.0	250	250	μΑ	(Note 6)
	to V _{CC-Cable}				45			
CC	Maximum Supply	1	3.6	3.6	45	45	mA	$V_I = V_{CC}$ or GN

Note 5: Output impedance is measured with the output active LOW and active HIGH (HD = HIGH).

Note 6: Power-down leakage to V_{CC} or $V_{CC-Cable}$ is tested by simultaneously forcing all pins on the cable-side (B₁-B₈, Y₉-Y₁₃, PLH, C₁₄-C₁₇ and HLH_{IN}) to 5.5V and measuring the resulting I_{CC} or I_{CC-Cable}.

Note 7: This parameter is guaranteed but not tested, characterized only.

Г

Note 8: Connect all V_{CC} pins and V_{CC-Cable} pins when forcing voltage applied, DIR = HD = 0V.

		$T_A = 0^\circ C$	to +70°C	T _A = -40°			
.	Barrantan	$V_{CC} = 3.$	0V–3.6V	$V_{CC} = 3.$	Unite	Figure	
Symbol	Parameter	V _{CC-Cable} =	= 3.0V–5.5V	V _{CC-Cable}	Units	Number	
		Min	Max	Min	Max		
t _{PHL}	A ₁ -A ₈ to B ₁ -B ₈	2.0	40.0	2.0	44.0	ns	Figure 2
t _{PLH}	A ₁ -A ₈ to B ₁ -B ₈	2.0	40.0	2.0	44.0	ns	Figure 3
t _{PHL}	B ₁ -B ₈ to A ₁ -A ₈	2.0	40.0	2.0	44.0	ns	Figure 4
t _{PLH}	B ₁ -B ₈ to A ₁ -A ₈	2.0	40.0	2.0	44.0	ns	Figure 4
t _{PHL}	A ₉ -A ₁₃ to Y ₉ -Y ₁₃	2.0	40.0	2.0	44.0	ns	Figure 2
t _{PLH}	A ₉ -A ₁₃ to Y ₉ -Y ₁₃	2.0	40.0	2.0	44.0	ns	Figure 3
t _{PHL}	C ₁₄ -C ₁₇ to A ₁₄ -A ₁₇	2.0	40.0	2.0	44.0	ns	Figure 4
t _{PLH}	C ₁₄ -C ₁₇ to A ₁₄ -A ₁₇	2.0	40.0	2.0	44.0	ns	Figure 4
t _{SKEW}	LH-LH or HL-HL		10.0		12.0	ns	(Note 10)
t _{PHL}	PLH _{IN} to PLH	2.0	40.0	2.0	44.0	ns	Figure 2
t _{PLH}	PLH _{IN} to PLH	2.0	40.0	2.0	44.0	ns	Figure 3
t _{PHL}	HLH _{IN} to HLH	2.0	40.0	2.0	44.0	ns	Figure 4
t _{PLH}	HLH _{IN} to HLH	2.0	40.0	2.0	44.0	ns	Figure 4
t _{PHZ}	Output Disable Time	2.0	15.0	2.0	18.0		Figure 8
t _{PLZ}	DIR to A1-A8	2.0	15.0	2.0	18.0	ns	
t _{PZH}	Output Enable Time	2.0	50.0	2.0	50.0		Figure 9
t _{PZL}	DIR to A ₁ -A ₈	2.0	50.0	2.0	50.0	ns	
t _{PHZ}	Output Disable Time	2.0	50.0	2.0	50.0		Figure 10
t _{PLZ}	DIR to B ₁ -B ₈	2.0	50.0	2.0	50.0	ns	
t _{pEN}	Output Enable Time	2.0	25.0	2.0	28.0		Figure 2
	HD to B ₁ -B ₈ , Y ₉ -Y ₁₃	2.0	25.0	2.0	28.0	ns	Figure 3
t _{pDIS}	Output Disable Time	2.0	25.0	2.0	28.0		Figure 2
	HD to B ₁ –B ₈ , Y ₉ –Y ₁₃	2.0	25.0	2.0	28.0	ns	Figure 3
t _{pEN} -t _{pDIS}	Output Enable-		10.0		12.0	ns	
	Output Disable						
t _{SLEW}	Output Slew Rate						
t _{PLH}	B ₁ -B ₈ , Y ₉ -Y ₁₃	0.05	0.40	0.05	0.40	V/ns	Figure 6
t _{PHL}		0.05	0.40	0.05	0.40		Figure 5
t _r , t _f	t _{RISE} and t _{FALL}		120		120		Figure 7
	B ₁ -B ₈ (Note 9),		120		120	ns	(Note 11)
	Y ₉ -Y ₁₃ (Note 9)						

Note 9: Open Drain

Note 10: t_{SKEW} is measured for common edge output transitions and compares the measured propagation delay for a given path type:

(i) $\mathsf{A}_1\text{-}\mathsf{A}_8$ to $\mathsf{B}_1\text{-}\mathsf{B}_8,$ $\mathsf{A}_9\text{-}\mathsf{A}_{13}$ to $\mathsf{Y}_9\text{-}\mathsf{Y}_{13}$


(ii) $B_1 - B_8$ to $A_1 - A_8$


(iii) C_{14} - C_{17} to A_{14} - A_{17}


Note 11: This parameter is guaranteed but not tested, characterized only.


Capacitance


Symbol	Parameter	Тур	Units	Conditions		
C _{IN}	Input Capacitance	3	pF	$V_{CC} = 0.0V$ (HD, DIR, A ₉ -A ₁₃ , C ₁₄ -C ₁₇ , PLH _{IN} and HLH _{IN})		
Cl/O (Note 12) I/O Pin Capacitance 5 pF V _{CC} = 3.3V						
Note 12: C _{I/O} is measured at frequency = 1 MHz, per MIL-STD-883B, Method 3012						











74LVXZ161284