

July 1988 Revised September 2000

74ACT818 8-Bit Diagnostic Register

General Description

The ACT818 is a high-speed, general-purpose pipeline register with an on-board diagnostic register for performing serial diagnostics and/or writable control store loading.

The D-to-Y path provides an 8-bit parallel data path pipeline register for normal system operation. The diagnostic register can load parallel data to or from the pipeline register and can output data through the D input port (as in WCS loading).

The 8-bit diagnostic register has multiplexer inputs that select parallel inputs from the Y-port or adjacent bits in the diagnostic register to operate as a right-shift-only register. This register can then participate in a serial loop throughout the system where normal data, address, status and control registers are replaced with ACT818 diagnostic pipeline registers. The loop can be used to scan in a complete test routine starting point (Data, Address, etc.). Then after a specified number of machine cycles it scans out the results to be inspected for the expected results. WCS loading can be accomplished using the same technique. An instruction word can be serially shifted into the shadow register and written into the WCS RAM by enabling the D output.

Features

- On-line and off-line system diagnostics
- Swaps the contents of diagnostic register and output register
- Diagnostic register and diagnostic testing
- Cascadable for wide control words as used in microprogramming
- Edge-triggered D registers
- Outputs source/sink 24 mA
- ACT818 has TTL-compatible inputs
- ACT818 is functionally- and pin-compatible to AMD Am29818 and MMI 74S818


Applications

- Register for microprogram control store
- Status register
- Data register
- Instruction register
- Interrupt mask register
- · Pipeline register
- General purpose register
- Parallel-serial/serial-parallel converter

Ordering Code:

Order Number Order Package		Package Description				
	,	5 .				
74ACT818SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				

Logic Symbol



Connection Diagram



FACT™ is a trademark of Fairchild Semiconductor Corporation

Pin Descriptions

Pin Names	Description
D ₀ -D ₇	Data Inputs
SDI	Serial Data Input
DCLK	Diagnostics Clock
MODE	Control Input
PCLK	Pipeline Register Clock
OEY	Output Enable Input
SDO	Serial Data Output
Y ₀ -Y ₇	Data Outputs

Functional Description

Data transfers into the diagnostic register occur on the LOW-to-HIGH transition of DCLK. Mode and SDI determine what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PCLK. Mode selects whether the data source is the data input or the diagnostic register output. Because of the independence of the clock inputs, data can be shifted in the diagnostic register via DCLK and loaded into the pipeline register from the data input via PCLK simultaneously, as long as no setup or hold times are violated. This simultaneous operation is

Function Table


Inputs			Outputs	3	Operation		
SDI	MODE	DCLK	PCLK	SDO	Diagnostic Reg.	Pipeline Reg.	Operation
Χ	L	\	Х	S7	SI <si 1,<="" td="" –=""><td>NA</td><td>Serial Shift; D₇-D₀ Disabled</td></si>	NA	Serial Shift; D ₇ -D ₀ Disabled
					SO <sd<sub>I</sd<sub>	12 19	G
Χ	L	X		S7	NA	PI <di< td=""><td>Normal Load Pipeline Register</td></di<>	Normal Load Pipeline Register
L	Н	\	Х	L	SI <yi< td=""><td>NA</td><td>Load Diagnostic Register from Y;</td></yi<>	NA	Load Diagnostic Register from Y;
						C	DI Disabled
Х	Н	Х	~	SDI	NA	●PI <si< td=""><td>Load Pipeline Register from</td></si<>	Load Pipeline Register from
							Diagnostic Register
Н	Н	~	X	H	Hold	NA	Hold Diagnostic Register; DI
							Enabled

- H = HIGH Voltage Level
 L = LOW Voltage Level


- X = Immaterial

 ∠ = LOW-to-HIGH Clock Transition

Diagnostic Register



Block Diagram



Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Supply Voltage (V_{CC}) DC Input Diode Current (I_{IK}) -0.5V to +7.0V

 $V_1 = -0.5V$ -20 mA $V_{I} = V_{CC} + 0.5V$ +20 mA

DC Input Voltage (V_I) -0.5V to V_{CC} +0.5V

DC Output Diode Current (I_{OK})

 $V_O = -0.5V$ -20 mA $V_O = V_{CC} + 0.5V$ +20 mA -0.5 V to $\text{V}_{\text{CC}} + 0.5 \text{V}$

DC Output Voltage (V_O)

DC Output Source

or Sink Current (I_O) ± 50 mA

DC V_{CC} or Ground Current

per Output Pin (I _{CC} or I_{GND}) \pm 50 mA

Storage Temperature (T_{STG}) -65°C to +150°C

Junction Temperature (T_J)

PDIP 140°C Supply Voltage (V_{CC}) 4.5V to 5.5V Input Voltage (V_I) 0V to $V_{\mbox{\footnotesize CC}}$ 0V to V_{CC} Output Voltage (V_O) -40°C to +85°C Operating Temperature (T_A) Minimum Input Edge Rate (ΔV/Δt) 125 mV/ns

V_{IN} from 0.8V to 2.0V V_{CC} @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, with-

DC Electrical Characteristics

Symbol	Parameter	V _{CC} T _A =		+25°C	T _A = -40°C to +85°C	Units	Conditions	
Symbol	Parameter	(V)	Тур	yp Guaranteed Limit		Units		
V _{IH}	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	V	or V _{CC} – 0.1V	
V _{IL}	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	1.5	0.8	0.8	· ·	or V _{CC} – 0.1V	
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_{IN} = V_{CC}$	
loz	Maximum 3-STATE	A					OE = V _{IH}	
	Leakage Current	5.5		± 0.5	± 5.0	μΑ	V _{OUT} = 0V, V _{CC}	
I _{CC}	Maximum Quiescent Supply Current	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$ or GND	
I _{CCT}	Maximum Additional	5.5			1.5	mA	$V_{IN} = V_{CC} - 2.1V$	
	I _{CC} /Input	5.5			1.5	mA	$V_{CC} = 5.5V$	
V _{OH}	Minimum HIGH						$V_{IN} = V_{IL} \text{ or } V_{IH}$	
	Level Output Voltage,	4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
	Y ₀ –Y ₇ Outputs	5.5		4.86	4.76	V	I _{OH} =-24 mA (Note 2)	
	Minimum HIGH							
	Level Output Voltage,	4.5		3.86	3.76	V	$I_{OH} = -8 \text{ mA}$	
	D ₀ -D ₇ , SDO Outputs	5.5		4.86	4.76	V	$I_{OH} = -8 \text{ mA}$	
V _{OL}	Maximum LOW						$V_{IN} = V_{IL} \text{ or } V_{IH}$	
	Level Output Voltage,	4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
	Y ₀ –Y ₇ Outputs	5.5		0.36	0.44	V	I _{OL} = 24 mA (Note 2)	
	Maximum LOW Level Output Voltage,	4.5		0.36	0.44	V	$I_{OL} = 8 \text{ mA}$	
	D ₀ –D ₇ , SDO Outputs	5.5		0.36	0.44	V	$I_{OL} = 8 \text{ mA}$	
I _{OLD}	Minimum Dynamic Output Current	5.5			75	mA	V _{OLD} = 1.65V Max	
	Y ₀ –Y ₇ Outputs	0.0			70	110.4	VOLD = 1.00 V Max	
I _{OHD}	Minimum Dynamic Output Current	5.5			-75	mA	V _{OHD} = 3.85V Min	
	Y ₀ –Y ₇ Outputs					110 (VOHD = 0.00 V WIII	
I _{OLD}	Minimum Dynamic Output Current	5.5			32	mA	V _{OLD} = 1.65V Max	
	D ₀ -D ₇ , SDO Outputs (Note 3)	0.0			02		- OLD 1100 T III MAT	
I _{OHD}	Minimum Dynamic Output Current	5.5			-32	mA	V _{OHD} = 3.85V Min	
יטחט.	D ₀ -D ₇ , SDO Outputs (Note 3)	2.0			32		- OUD 2:237 HIII	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Test load 50 pF, 500Ω to ground.

		V _{CC}		$T_A = +25^{\circ}C$		T _A = -40°	C to +85°C	
Symbol	Parameter	(V)	C _L = 50 pF			C _L = 50 pF		Unit
		(Note 4)	Min	Тур	Max	Min	Max	
t _{PHL}	Propagation Delay PCLK to Y	5.0	3.0	6.0	9.0	2.5	9.5	ns
t _{PLH}	Propagation Delay PCLK to Y	5.0	3.0	6.5	9.0	2.5	10.0	ns
t _{PHL}	Propagation Delay MODE to SDO	5.0	4.0	8.0	11.0	3.5	12.0	ns
^t PLH	Propagation Delay MODE to SDO	5.0	4.0	8.0	11.5	4.0	12.5	ns
t _{PHL}	Propagation Delay SDI to SDO	5.0	3.5	7.5	10.5	3.0	12.0	ns
t _{PLH}	Propagation Delay SDI to SDO	5.0	3.5	7.5	10.5	3.5	12.0	ns
t _{PHL}	Propagation Delay DCLK to SDO	5.0	4.5	9.0	12.5	4.0	14.0	ns
t _{PLH}	Propagation Delay DCLK to SDO	5.0	4.5	9.5	13.0	4.0	14.5	ns
t _{PZL}	Output Enable Time OEY to Yn	5.0	2.5	6.0	9.0	2.5	10.0	ns
^t PLZ	Output Disable Time OEY to Yn	5.0	1.5	5.5	8.0	1.0	9.0	ns
[†] PZL	Output Enable Time DCLK to D _n	5.0	3.0	8.0	12.0	3.0	13.5	ns
t _{PLZ}	Output Disable Time DCLK to D _n	5.0	2.0	8.5	11.0	1.5	12.0	ns
^t PZH	Output Enable Time OEY to Yn	5.0	3.0	8.0	10.0	2.5	11.0	ns
t _{PHZ}	Output Disable Time OEY to Yn	5.0	2.5	9.0	11.0	2.0	11.5	ns
t _{PZH}	Output Enable Time DCLK to Dn	5.0	3.0	6.5	11.5	3.0	13.0	ns
t _{PHZ}	Output Disable Time DCLK to Dn	5.0	3.0	7.5	12.0	2.0	13.0	ns

Note 4: Voltage Range 5.0 is 5.0V ± 0.5V.

AC Operating Requirements


		V _{CC}	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	
Symbol	Parameter	(V)	C _L =	50 pF	C _L = 50 pF	Units
		(Note 5)	Тур	Gua	aranteed Minimum	
t _S	Setup Time D to PCLK	5.0	1.0	4.0	5.0	ns
t _H	Hold Time D to PCLK	5.0	0.0	1.0	1.0	ns
t _H	Setup Time MODE to PCLK	5.0	2.5	4.5	5.5	ns
t _H	Hold Time MODE to PCLK	5.0	-1.0	0.0	0.0	ns
ts	Setup Time Y to DCLK	5.0	0.5	2.5	2.5	ns
t _S	Hold Time Y to DCLK	5.0	0	1.0	1.5	ns
t _S	Setup Time MODE to DCLK	5.0	2.0	4.0	4.0	ns
t _H	Hold Time MODE to DCLK	5.0	-0.5	1.0	1.0	ns
t _S	Setup Time SDI to DCLK	5.0	2.0	3.5	4.5	ns
t _H	Hold Time SDI to DCLK	5.0	-0.5	1.0	1.0	ns
t _S	Setup Time DCLK to PCLK	5.0	6.0	9.0	10.5	ns
t _S	Setup Time PCLK to DCLK	5.0	6.0	11.0	11.5	ns
t _W	Pulse Width PCLK HIGH or LOW	5.0	2.0	3.0	3.0	ns
t _W	Pulse Width DCLK HIGH or LOW	5.0	2.0	3.0	3.0	ns

Note 5: Voltage range 5.0 is 5.0V ± 0.5V.

Capacitance

Symbol	Parameter	Тур	Units	Conditions	
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN	
Cpp	Power Dissipation Capacitance	20	pF	$V_{CC} = 5.0V$	

Physical Dimensions inches (millimeters) unless otherwise noted



24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com