

July 1997 Revised February 2005

74VHCT74A **Dual D-Type Flip-Flop with Preset and Clear**

General Description

The VHCT74A is an advanced high speed CMOS Dual D-Type Flip-Flop fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The signal level applied to the D INPUT is transferred to the Q OUTPUT during the positive going transition of the CK pulse. CLR and PR are independent of the CK and are accomplished by setting the appropriate input LOW.

Protection circuits ensure that 0V to 7V can be applied to the input pins without regard to the supply voltage and to the output pins with V_{CC} = 0V. These circuits prevent device destruction due to mismatched supply and input/ output voltages. This device can be used to interface 3V to 5V systems and two supply systems such as battery backup.

Features

- High speed: $f_{MAX} = 160 \text{ MHz}$ (typ) at $T_A = 25^{\circ}\text{C}$
- High noise immunity: $V_{IH} = 2.0V$, $V_{IL} = 0.8V$
- Power down protection is provided on all inputs and outputs
- Low power dissipation: $I_{CC} = 2 \mu A \text{ (max) at } T_A = 25^{\circ}C$
- Pin and function compatible with 74HCT74



Ordering Code:


Order Number	Package Number	Package Description
74VHCT74AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHCT74AMX_NL (Note 1)	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHCT74ASJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT74AMTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT74AMTCX_NL (Note 1)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT74AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.


Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.



Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
D ₁ , D ₂	Data Inputs
CK ₁ , CK ₂	Clock Pulse Inputs
CLR ₁ , CLR ₂	Direct Clear Inputs
\overline{PR}_1 , \overline{PR}_2	Direct Preset Inputs
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs

Truth Table

Ī		Inp	uts	Out		Function	
ĺ	CLR	PR	D	СК	Q	Q	Function
ĺ	L	Н	Х	Х	L	Н	Clear
	Н	L	Х	X	Н	L	Preset
	L	L	Χ	X	Н	Н	
	Н	Н,	أأنيا	, D	L	Н	
١	Н ;	Н	\$H	~4	Н	L	
D	为	Н	X	~	Q _n	Q _n	No Change

Absolute Maximum Ratings(Note 2)

Supply Voltage (V_{CC}) -0.5V to +7.0V DC Input Voltage (V_{IN}) -0.5V to +7.0V

C Output Voltage (V_{IN})

DC Output Voltage (V_{OUT})

(Note 3) $-0.5V \text{ to V}_{CC} + 0.5V$

(Note 4) $$-0.5{\rm V}$ to 7.0V Input Diode Current (I $_{\rm IK}$) $-20~{\rm mA}$

Output Diode Current (I_{OK})

 $(\text{Note 5}) \hspace{3.2cm} \pm 20 \hspace{.1cm} \text{mA}$

 $\begin{array}{ll} \mbox{DC Output Current ($I_{\mbox{OUT}}$)} & \pm 25 \mbox{ mA} \\ \mbox{DC $V_{\mbox{CC}}$/GND Current ($I_{\mbox{CC}}$)} & \pm 50 \mbox{ mA} \\ \end{array}$

Storage Temperature (T_{STG}) -65°C to +150°C

Lead Temperature (T_I)

Soldering (10 seconds)

Recommended Operating Conditions (Note 6)

Supply Voltage (V_{CC}) 4.5V to 5.5V Input Voltage (V_{IN}) 0V to +5.5V

Output Voltage (V_{OUT})

(Note 3) 0V to V_{CC} (Note 4) 0V to 5.5V

Operating Temperature (T_{OPR}) -40°C to +85°C

Input Rise and Fall Time (t_r, t_f)

 $V_{CC} = 5.0 V \pm 0.5 V$ 0 ns/V ~ 20 ns/V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading varaibles. Fairchild does not recommend operation outside databook specifications.

Note 3: HIGH or LOW state. I_{OUT} absolute maximum rating must be

Note 4: $V_{CC} = 0V$.

260°C

Note 5: $V_{OUT} < GND$, $V_{OUT} > V_{CC}$ (Outputs Active)

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	v _{cc}	T _A = 25°C		CIL	$T_A = -40$ °C to $+85$ °C		Units	Conditions	
•,		(V)	Min	Тур	Max	Min	Max			
V _{IH}	HIGH Level	4.5	2.0			2.0		V		
	Input Voltage	5.5	2.0	I = I		2.0		1 *		
V _{IL}	LOW Level	4.5			0.8		8.0	V		
	Input Voltage	5.5			0.8		0.8	l '		
V _{OH}	HIGH Level	4.5	4. 40	4.50		4.40		V	$V_{IN}=V_{IH} \\$	$I_{OH} = -50 \mu A$
	Output Voltage	4.5	3.94			3.80		l *	or V _{IL}	$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$	$I_{OL} = 50 \mu A$
	Output Voltage	4.5			0.36		0.44	1 *	or V _{IL}	I _{OL} = 8 mA
I _{IN}	Input Leakage Current	0-5.5			±0.1		±1.0	μА	V _{IN} = 5.5V or GND	
I _{CC}	Quiescent Supply Current	5.5			2.0		20.0	μА	$V_{IN} = V_{CC} c$	or GND
I _{CCT}	Maximum I _{CC} /Input	5.5			1.35		1.50	mA	$V_{IN} = 3.4V$	
		3.3			1.55		1.50	IIIA	Other Input	$s = V_{CC}$ or GND
I _{OFF}	Output Leakage Current	0.0			+0.5		+5.0	μА	V _{OUT} = 5.5\	/
	(Power Down State)							μΑ		

AC Electrical Characteristics


	Parameter	V _{CC}	$T_A = 25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			
Symbol		(V) (Note 7)	Min	Тур	Max	Min	Max	Units	Conditions
f _{MAX}	Maximum Clock	5.0	100	160		80		MHz	C _L = 15 pF
	Frequency	5.0	80	140		65		IVITIZ	C _L = 50 pF
t _{PLH}	Propagation Delay Time	5.0		5.8	7.8	1.0	9.0	ns	C _L = 15 pF
t _{PHL}	(CK-Q, Q)	5.0		6.3	8.8	1.0	10.0	113	C _L = 50 pF
t _{PLH}	Propagation Delay time	5.0		7.6	10.4	1.0	12.0	ns	C _L = 15 pF
t _{PHL}	(CLR, PR -Q, Q)	5.0		8.1	11.4	1.0	13.0	115	C _L = 50 pF
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open
C _{PD}	Power Dissipation Capacitance			24				pF	(Note 8)


Note 7: V_{CC} is $5.0 \pm 0.5 V$

Note 8: C_{PD} is defined as the value of internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr) = $C_{PD} \times V_{CC} \times f_{|N} + I_{CC}/2$ (per flip-flop).

AC Operating Requirements

Symbol	Parameter	V _{CC}	T _A = 25°C		T _A = -40°C to +85°C	Units
Cynnbor	i arameter	(V)	Typ Guara		teed Minimum	
t _W (L) t _W (H)	Minimum Pulse Width (CK)	5.0 ± 0.5	, %.	5.0	5.0	ns
t _W (L)	Minimum Pulse Width (CLR, PR)	5.0 ± 0 .5	3	5.0	5.0	ns
t _S	Minimum Setup Time	5 .0 ± 0.5		5.0	5.0	ns
t _H	Minimum Hold Time	5.0 ± 0.5		0	0	ns
t _{REM}	Minimum Removal Time (CLR, PR)	5.0 ± 0.5		3.5	3.5	ns





$\begin{picture}(200,0)\put(0,0){\line(1,0){100}} \put(0,0){\line(1,0){100}} \put(0,0){\line(1,0){100$ 7.72 4.15 6.4 3.2 LAND PATTERN RECOMMENDATION PIN #1 IDENT. -0.90^{+0.15} -C-. -12.00°TOP & BOTTOM R0.09 mi GAGE PLANE NOTES: A. CONFORMS TO JEDEC REGISTRATION MO-153 VARIATION AB-REF NOTE 6, DATED 7/93 B. DIMENSIONS ARE IN MILLIMETERS C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982 0.25 SEATING PLANE DETAIL A MTC14revD 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)(2.286) 14 13 12 14 13 12 11 10 9 8 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 0.145 - 0.2000.060 TYP 4° TYP (3.683 - 5.080)(1.524) OPTIONAL * $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 $\frac{0.125 - 0.150}{(3.175 - 3.810)}$ 0.280 $\overline{(1.905\pm0.381)}$ (7.112)-MIN $\frac{0.014-0.023}{(0.356-0.584)}\,\mathrm{TYP}$ 0.100 ± 0.010 (2.540 ± 0.254) 0.050 ± 0.010 (1.270 - 0.254) $0.325 + 0.040 \\ -0.015$ $\left(8.255 + 1.016\right) - 0.381$

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N14A (REV F)