FAIRCHILD

SEMICONDUCTOR

74FR74 • 74FR1074 **Dual D-Type Flip-Flop**

General Description

The 74FR74 and 74FR1074 are dual D-type flip-flops with true and complement (Q/\overline{Q}) outputs. On the 74FR74, data at the D inputs is transferred to the outputs on the rising edge of the clock input (CPn). The 74FR1074 is the negative edge triggered version of this device. Both parts feature asynchronous clear (C_{Dn}) and set (S_{Dn}) inputs which are low level enabled.

March 1992 Revised August 1999


74FR74 • 74FR1074 Dual D-Type Flip-Flop

Features

- 74FR74 is pin-for-pin compatible with the 74F74
- True 150 MHz f_{MAX} capability on 74FR74
- Outputs sink 24 mA and source 24 mA
- Guaranteed pin-to-pin skew specifications

Ordering Code:

Ordering C	rdering Code:						
Order Number	Package Number	Package Description					
74FR74SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow					
74FR74PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide					
74FR1074SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow					
74FR1074PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide					
Devices also available	in Tone and Deal Creat	(by opponding the suffix letter "X" to the ordering code					



DS010977 © 1999 Fairchild Semiconductor Corporation

www.fairchildsemi.com

4 V_{cc}

13

12

11

10 • S_{D2}

9


¯C_{D2}

·D₂

CP2

Q₂

Q₂




Pin Names	Description
Dn	Data Inputs
CPn	Clock Inputs
S _{Dn}	Asynchronous Set Inputs
C _{Dn}	Asynchronous Clear Inputs
Q _n	True Output
Q _n	Complementary Output
	•

Outputs Q D Q Н L н L н Н L Н н L Q_0 $\overline{\mathsf{Q}}_0$

Inputs				Out	puts
SD	CD	СР	D	Q	Q
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	н
L	L	Х	Х	н	н
н	н	\sim	н	н	L
н	н	\sim	L	L	н
н	н	L	х	Q ₀	\overline{Q}_0





74FR74 • 74FR1074

Absolute Maximum Ratings(Note 1)

Storage Temperature	–65°C to +150°C
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)
ESD Last Passing Voltage (Min)	2000V

Recommended Operating Conditions

Free Air Ambient Temperature	$0^{\circ}C$ to $+70^{\circ}C$
Supply Voltage	+4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	Vcc	Conditions
V _{IH}	Input HIGH Voltage	2.0			V	J. M	Recognized HIGH Signal
V _{IL}	Input LOW Voltage			0.8	- V -		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	$I_{\rm IN} = -18 \rm mA$
V _{OH}	Output HIGH	2.5		80 M	V	Min	$I_{OH} = -1 \text{ mA}$
	Voltage	2.4		12.1	V	Min	$I_{OH} = -3 \text{ mA}$
		2.0		-	V	Min	$I_{OH} = -24 \text{ mA}$
V _{OL}	Output LOW Voltage			0.5	V	Min	I _{OL} = 24 mA
I _{IH}	Input HIGH Current			5	μA	Max	$V_{IN} = 2.7V$
I _{BVI}	Input HIGH Current Breakdown Test			7	μA	Max	V _{IN} = 7.0V
IIL	Input LOW Current			-150	μA	Max	$V_{IN} = 0.5V (D_n, CP_n)$
				-1.8	mA	Max	$V_{IN} = 0.5V (C_{Dn}, S_{Dn})$
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA, All Other Pins Grounded
I _{OD}	Output Cir <mark>cuit</mark> Leakage Test			3.75	V	0.0	V _{IOD} = 150 mV, All Other Pins Grounded
los	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0.0V$
I _{CEX}	Output HIGH Leakage Current			50	μA	Max	$V_{OUT} = V_{CC}$
I _{CC}	Power Supply Current			24	mA	Max	

Symbol			$T_A = +25^{\circ}C$		$T_A = 0^\circ C$	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$		
	Barranta		$V_{CC} = +5.0V$,	V _{CC} =	V _{CC} = +5.0V		
	Parameter		$C_L = 50 \text{ pF}$			$C_L = 50 \text{ pF}$		
		Min	Тур	Max	Min	Max		
f _{MAX}	Maximum Clock Frequency	150	190		150		MHz	
t _{PLH}	Propagation Delay	2.5	3.5	5.0	2.5	5.0		
t _{PHL}	CP_n to Q_n or \overline{Q}_n	2.5	4.5	6.0	2.5	6.0	ns	
t _{PLH}	Propagation Delay	1.5	3.5	5.5	1.5	5.5	ns	
t _{PHL}	\overline{C}_{Dn} or \overline{S}_{Dn} to Q_n or \overline{Q}_n	2.0	5.5	7.0	2.0	7.0		
t _{OSHL}	Pin to Pin Skew					1.0	ns	
(Note 3)	for HL Transitions					1.0	115	
t _{OSLH}	Pin to Pin Skew					1.0	-	
(Note 3)	for LH Transitions					1.0	ns	
t _{OST}	Pin to Pin Skew					3.0	ns	
(Note 3)	for HL/LH Transitions					5.0	113	
t _{Q/Q}	True/Complement					1.8	20	
(Note 3)	Output Skew					1.0	ns	
t _{PS}	Pin (Signal)			4.8	- 1 m	1.8	ns	
(Note 3)	Transition Variation			- 51		1.0	115	

AC Operating Requirements 74FR74

	d LH (t _{OST}). t _{OST} is guaranteed by design. perating Requirements 74FR74	C	om			
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units
		Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	2.5		2.5		
t _S (L)	D _n to CP _n	2.5		2.5		ns
t _H (H)	Hold Time, HIGH or LOW	0		0		ns
t _H (L)	D _n to CP _n	0		0		115
t _W (H)	CP _n Pulse Width	3.3		3.3		
t _W (L)	HIGH or LOW	3.3		3.3		ns
(Note 4)						
t _W (L)	\overline{S}_{Dn} or \overline{C}_{Dn} Pulse Width	4.0		4.0		ns
t _{REC}	Recovery Time	2.0		2.0		ns
	\overline{S}_{Dn} or \overline{C}_{Dn} to CP_n					

Note 4: This specification is guaranteed by design.


74FR74 • 74FR1074

Symbol		T _A = +25°C			$T_A = 0^\circ C$	to +70°C	1
			V _{CC} = +5.0V			V _{CC} = +5.0V	
	Parameter	C _L = 50 pF			$C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	120	160		120		MHz
t _{PLH}	Propagation Delay	2.5	4.0	5.5	2.5	5.5	ns
t _{PHL}	CP_n to Q_n or \overline{Q}_n	3.0	5.0	6.5	3.0	6.5	
t _{PLH}	Propagation Delay	1.5	3.5	5.5	1.5	5.5	
t _{PHL}	\overline{C}_{Dn} or \overline{S}_{Dn} to Q_n or \overline{Q}_n	2.0	5.5	7.0	2.0	7.0	ns
t _{OSHL}	Pin to Pin Skew					1.5	ns
(Note 5)	for HL Transitions					1.5	115
t _{OSLH}	Pin to Pin Skew					1.5	ns
(Note 5)	for LH Transitions					1.0	110
t _{OST}	Pin to Pin Skew					3.5	ns
(Note 5)	for HL/LH Transitions					5.0	110
t _{Q/Q}	True/Complement			0		2.0	ns
(Note 5)	Output Skew				100	2.0	115
t _{PS}	Pin (Signal)		-	1. 10. "	~	2.0	ns
(Note 5)	Transition Variation		- Zhe		~	2.0	115

Note 5: Pin-to-Pin Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}) or in opposite directions both HL and LH (t_{OST}). t_{OST} is guaranteed by design. AC Operating Requirements 74FR1074

Symbol	Parameter		T _A = +25°C V _{CC} = +5.0V C _L = 50 pF		$T_{A} = 0^{\circ}C = +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$	
		Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	2.0		2.0		ns
t _S (L)	D _n to CP _n	2.0		2.0		115
t _H (H)	Hold Time, HIGH or LOW	0		0		ns
t _H (L)	D _n to CP _n	0		0		115
t _W (H)	CP _n Pulse Width	3.3		3.3		
t _W (L)	HIGH or LOW	3.3		3.3		ns
(Note 6)						
t _W (L)	\overline{S}_{Dn} or \overline{C}_{Dn} Pulse Width	4.0		4.0		ns
t _{REC}	Recovery Time S _{Dn} or C _{Dn} to CP _n	2.0		2.0		ns

Note 6: This specification is guaranteed by design.



74FR74 • 74FR1074

