

November 2001 Revised June 2002

74LCX32245

Low Voltage 32-Bit Bidirectional Transceiver with 5V Tolerant Inputs and Outputs

General Description

The LCX32245 contains thirty-two non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.5V or 3.3V) $V_{\rm CC}$ applications with capability of interfacing to a 5V signal environment. The device is byte controlled. Each byte has separate control inputs which could be shorted together for full 32-bit operation. The T/\overline{R} inputs determine the direction of data flow through the device. The $\overline{\rm OE}$ inputs disable both the A and B ports by placing them in a high impedance state.

The LCX32245 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- \blacksquare 2.3V–3.6V $\rm V_{CC}$ specifications provided
- \blacksquare 4.5 ns t_{PD} max (V $_{CC}$ = 3.3V), 20 μA I_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \blacksquare ±24 mA output drive (V_{CC} = 3.0V)
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:
 - Human body model > 2000V
 - Machine model > 200V
- Packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Pack	age	Νι	ım	be	r	4										F	ac	cka	age	e D	es	cr	ipti	ioi	1							
4LCX32245G	1	3GA	96	Α		9	6-E	Ball	Fir	ne-	Pit	ch	Ва	II C	ric	ΙAι	ray	/ (F	B	GΑ	١), ١	JEI	DE	C	M) -2	05	5, 5	5.5m	m١	Wic	de	
Note 2)(Note 3)			$\overline{}$																														
Note 2: Ordering code				-																													
Note 3: Devices also a	vailable	in Ta	ipe a	and	Re	el. S	pec	ify b	y a	ppe	ndi	ng t	he:	suffi	k le	ter	'X"	to th	ne d	orde	erin	g co	de	١.									
Logic Sym	hal																																
Logic Sylli	DOI																																
	1	1 1	i	ı	ı	1 1	ı	ı	ı	i	ı	1 1		ı	1	ı	ı	ı	ı		1 1	ı	ı	ı	ı	1	1	ı	1				
						Ш																											
		A ₁ A ₂	Аз	Α4 .	A ₅ A	1 ₆ A;	A ₈	Ag .	4 ₁₀ /	1 ₁₁ A	12 A	13 A	14 A	15 A ₁	6 A ₁	A ₁₈	A ₁₉	A ₂₀	A ₂₁	A ₂₂	A ₂₃	A ₂₄	425	A ₂₆	A ₂₇	A ₂₈	A29	A30		l			
_	O OE1																												OE ₃	р	_		
_	OE₂																												ŌE ₄	þ	_		
	T/R ₁																												T/R ₃	L	_		
	T/R ₂																												T/R₄	L			
		3 ₁ B ₂	Вз	B₄ I	B≂ E	3s B	Вя	B _o I	31n E	311B	i o B	13 B	14 B	5 B1	8 B1	В18	Вта	Bon	Вэт	Boo	Вэз	Boa I	305	Bos I	В-27	Вэя	Boo	Ban	B ₂₁	l			
	<u> </u>	П	Ť	Ť	Ť	Π	Ť	Ť	Ť	Ť	Ī	Ň		Ť	T	T	Ť	Ī		ñ		Ť	1	Ť	Ī	Ť	T	T	Ť				
			ı	ı	ı	1 1	١	ı	ı	l	ı		ı	١	J	ı	ı		ı			١	١	١	١	١	١	ı	ı				

Connection Diagram

	1	2	3	4	5	6
<	0	0	0	O	O	0
Ф	O	0	Ó	Ó	Ö	0
ပ	0	0	0	0	0	0
□	0	0	0	0	0	Q
ш	_	0	_	_	_	_
ட	_	0	_	_	_	_
മ	_	0	_	_	_	_
ェ	_	0	_	_	_	_
7	0	0	0	0	0	0
¥	_	0	_	_	_	_
_	_	0	_	_	_	_
Σ	_	0	_	_	_	_
z	_	0	_	_	_	_
Ъ	_	0	_	_	_	_
Œ		0				
⊢	0	0	0	0	0	0

(Top Thru View)

Pin Descriptions

Pin Names	Description
OE _n	Output Enable Input (Active LOW)
T/\overline{R}_n	Transmit/Receive Input
A ₀ -A ₃₁	Side A Inputs or 3-STATE Outputs
B ₀ -B ₃₁	Side B Inputs or 3-STATE Outputs

FBGA Pin Assignments

		1	2	3	4	5	6
	Α	B ₁	B ₀	T/\overline{R}_1	OE ₁	A ₀	A ₁
	В	В ₃	B ₂	GND	GND	A ₂	A ₃
	С	B ₅	B ₄	V _{CC}	V _{CC}	A ₄	A ₅
	D	B ₇	B ₆	GND	GND	A ₆	A ₇
	E	B ₉	B ₈	GND	GND	A ₈	A ₉
	F	B ₁₁	B ₁₀	V _{CC}	V_{CC}	A ₁₀	A ₁₁
	G	B ₁₃	B ₁₂	GND	GND	A ₁₂	A ₁₃
	Н	B ₁₄	B ₁₅	T/R ₂	OE ₂	A ₁₅	A ₁₄
	J	B ₁₇	B ₁₆	T/R ₃	OE ₃	A ₁₆	A ₁₇
Š	K 💆	B ₁₉	B ₁₈	GND	GND	A ₁₈	A ₁₉
ď	~ L	B ₂₁	B ₂₀	V _{CC}	V _{CC}	A ₂₀	A ₂₁
	M	B ₂₃	B ₂₂	GND	GND	A ₂₂	A ₂₃
	N	B ₂₅	B ₂₄	GND	GND	A ₂₄	A ₂₅
	Р	B ₂₇	B ₂₆	V_{CC}	V_{CC}	A ₂₆	A ₂₇
	R	B ₂₉	B ₂₈	GND	GND	A ₂₈	A ₂₉
	Т	B ₃₀	B ₃₁	T/R ₄	ŌE ₄	A ₃₁	A ₃₀

Truth Tables

Ī	Inputs		Outrote
Ī	OE ₁	T/R ₁	Outputs
Ī	L	L	Bus B ₀ -B ₇ Data to Bus A ₀ -A ₇
	L	Н	Bus B_0 – B_7 Data to Bus A_0 – A_7 Bus A_0 – A_7 Data to Bus B_0 – B_7 HIGH Z State on A_0 – A_7 , B_0 – B_7
	Н	Χ	HIGH Z State on A ₀ -A ₇ , B ₀ -B ₇


Inp	uts	0
OE ₃	T/R ₃	Outputs
		Bus B ₁₆ -B ₂₃ Data to Bus A ₁₆ -A ₂₃
L H		Bus A ₁₆ -A ₂₃ Data to Bus B ₁₆ -B ₂₃
Н	X	HIGH Z State on A ₁₆ -A ₂₃ , B ₁₆ -B ₂₃

H = HIGH Voltage Level L = LOW Voltage Level

In	puts	Outputs
OE ₂	T/R ₂	Outputs
L	L	Bus B ₈ -B ₁₅ Data to Bus A ₈ -A ₁₅
L	Н	Bus A ₈ -A ₁₅ Data to Bus B ₈ -B ₁₅
Н	Χ	HIGH Z State on A ₈ -A ₁₅ , B ₈ -B ₁₅

Inp	uts	Outmute
OE ₄	T/R ₄	Outputs
		Bus B ₂₄ –B ₃₁ Data to Bus A ₂₄ –A ₃₁
		Bus A ₂₄ –A ₃₁ Data to Bus B ₂₄ –B ₃₁
Н	X	HIGH Z State on A ₂₄ –A ₃₁ , B ₂₄ –B ₃₁

X = Immaterial (HIGH or LOW, inputs and I/O's may not float)
Z = High Impedance



Absolute Maximum Ratings(Note 4) Symbol Parameter Value Conditions Units V_{CC} Supply Voltage -0.5 to +7.0 DC Input Voltage -0.5 to +7.0 ٧ DC Output Voltage Output in 3-STATE -0.5 to +7.0 ٧ Output in HIGH or LOW State (Note 5) -0.5 to $V_{CC} + 0.5$ DC Input Diode Current -50 V_I < GND mΑ DC Output Diode Current -50 V_O < GND I_{OK} mΑ $V_{O} > V_{CC}$ +50 DC Output Source/Sink Current ±50 mΑ I_{O} DC Supply Current per Supply Pin ±100 mΑ I_{CC} DC Ground Current per Ground Pin ±100 mΑ I_{GND} Storage Temperature -65 to +150 °С $\mathsf{T}_{\mathsf{STG}}$

Recommended Operating Conditions (Note 6)

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage Operating	2.0	3.6	V
	Data Retention	1.5	3.6	V
VI	Input Voltage	0	5.5	V
Vo	Output Voltage HIGH or LOW State	0	V _{CC}	V
	3-STATE	_	5.5	V
I _{OH} /I _{OL}	Output Current $V_{CC} = 3.0V - 3.6V$		±24	
	$V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12	mA
	$V_{CC} = 2.3V - 2.7V$		±8	
T _A	Free-Air Operating Temperature	-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V-2.0V$, $V_{CC} = 3.0V$	0	10	ns/V

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: I_O Absolute Maximum Rating must be observed.

Note 6: Unused inputs or I/O's must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = -40^{\circ}C$	Units		
Syllibol	Farameter	Conditions	(V)	Min	Max	0	
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V	
			2.7 – 3.6	2.0		v	
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V	
			2.7 – 3.6		0.8	٧	
/ _{ОН}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 – 3.6	V _{CC} - 0.2			
		$I_{OH} = -8 \text{ mA}$	2.3	1.8			
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V	
		$I_{OH} = -18 \text{ mA}$	3.0	2.4			
		$I_{OH} = -24 \text{ mA}$	3.0	2.2			
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu\text{A}$	2.3 – 3.6		0.2		
		$I_{OL} = 8mA$	2.3		0.6		
		I _{OL} = 12 mA	2.7		0.4	V	
		I _{OL} = 16 mA	3.0		0.4		
		I _{OL} = 24 mA	3.0		0.55		
I _I	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ	
l _{oz}	3-STATE I/O Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0		
		$V_I = V_{IH}$ or V_{IL}				μΑ	
I _{OFF}	Power-Off Leakage Current	V _I or V _O = 5.5V	0		10	μΑ	

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	v _{cc}	T _A = -40°0	C to +85°C	Units
Cymbol	i didilictor	Conditions	(V)	Min	Max	Omio
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3-3.6		20	μА
		3.6V ≤ V _I , V _O ≤ 5.5V (Note 7)	2.3-3.6		±20	μΛ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3-3.6		500	μΑ

Note 7: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

			$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $R_L = 500\Omega$									
Symbol	Parameter	V _{CC} = 3.	3V ± 0.3V	$V \pm 0.3V$ $V_{CC} = 2$		V _{CC} = 2.5	5V ± 0.2V	Units				
	Parameter	C _L =	50 pF	C _L =	50 pF	C _L =	Units					
		Min	Max	Min	Max	Min	Max					
t _{PHL}	Propagation Delay	1.5	4.5	1.5	5.2	1.5	5.4					
t _{PLH}	A_n to B_n or B_n to A_n	1.5	4.5	1.5	5.2	1.5	5.4	ns				
t _{PZL}	Output Enable Time	1.5	6.5	1.5	7.2	1.5	8.5	ns				
t _{PZH}		1.5	6.5	1.5	7.2	1.5	8.5	115				
t _{PLZ}	Output Disable Time	1.5	6.4	1.5	6.9	1.5	7.7	no				
t _{PHZ}		1.5	6.4	1.5	6.9	1.5	7.7	ns				

Dynamic Switching Characteristics

Symbol	Parameter		Conditions	V _{CC}	T _A = 25°C	Units
Oyiliboi	r arameter		Conditions	(V)	Typical	Oille
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}$	$V_{IH} = 3.3V, V_{IL} = 0V$	3.3	0.8	V
		$C_{L} = 30 \text{ pF}$	$=$, $V_{IH} = 2.5 V$, $V_{IL} = 0 V$	2.5	0.6	· v
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}$, V _{IH} = 3.3V, V _{IL} = 0V	3.3	-0.8	V
		$C_{L} = 30 \text{ pf}$, V _{IH} = 2.5V, V _{IL} = 0V	2.5	-0.6	ľ

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , $f = 10$ MHz	20	pF

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3$ V, and 2.7V V_{CC} x 2 at $V_{CC} = 2.5 \pm 0.2$ V
t _{PZH} , t _{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and $t_{\rm rec}$ Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic





FIGURE 2. Waveforms (Input Characteristics; f =1MHz, $t_r = t_f = 3$ ns)

Symbol	V _{CC}			
Cymbol	$3.3V \pm 0.3V$	2.7V	2.5V ± 0.2V	
V_{mi}	1.5V	1.5V	V _{CC} /2	
V _{mo}	1.5V	1.5V	V _{CC} /2	
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V	
V_y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V	



Physical Dimensions inches (millimeters) unless otherwise noted ○ 0.10 B 5.5 0.4 (0.75) 0.10 A ABCDEFGHJKLMNPR 0.4 13.5 12 PIN ONE 0.8 96X 0.5^{+0.05} Top 0.15(M) C A B Bottom View View 0.08(M) C // 0.15 C TING PLANE 1.4 MAX 0.10 NOTES: A. THIS PACKAGE CONFORMS TO JEDEC M0-205 B. ALL DIMENSIONS IN MILLIMETERS C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined) 35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS D. DRAWING CONFORMS TO ASME Y14.5M-1994 BGA96ArevE

Fairchild reserves the right at any time without notice to change said circuitry and specifications.

96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA96A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com