

March 1988 Revised August 1999

# 74F651 • 74F652 Transceivers/Registers

#### **General Description**

These devices consist of bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function.

#### **Features**

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths 74F651 inverting 74F652 non-inverting

#### **Ordering Code:**


|              |                | A JOSEPH CONTRACTOR OF THE PROPERTY OF THE PRO |
|--------------|----------------|--|
| Order Number | Package Number | Package Description  |
| 74F651SC     | M24B           | 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  |
| 74F651SPC    | N24C           | 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide  |
| 74F652SC     | M24B           | 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  |
| 74F652SPC    | N24C           | 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide  |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

#### **Connection Diagram**



## **Logic Symbols**



## **Unit Loading/Fan Out**

| Pin Names   | Description            | U.L.           | Input I <sub>IH</sub> /I <sub>IL</sub>  |  |  |
|---|------------------------|----------------|---|--|--|
| Pin Names   | Description            | HIGH/LOW       | Output I <sub>OH</sub> /I <sub>OL</sub> |  |  |
| A <sub>0</sub> -A <sub>7</sub> , B <sub>0</sub> -B <sub>7</sub> | A and B Inputs/        | 1.0/1.0        | 20 μA/–0.6 mA                           |  |  |
|   | 3-STATE Outputs        | 600/106.6 (80) | -12 mA/64 mA (48 mA)                    |  |  |
| CPAB, CPBA  | Clock Inputs           | 1.0/1.0        | 20 μA/-0.6 mA                           |  |  |
| SAB, SBA  | SAB, SBA Select Inputs |                | 20 μA/-0.6 mA                           |  |  |
| OEAB, OEBA  | Output Enable Inputs   | 1.0/1.0        | 20 μA/-0.6 mA                           |  |  |

#### **Function Table**

|      |      | Input  | s      |     |     | Inputs/Outp                        | uts (Note 1)                       | On anotin a Marks          |
|------|------|--------|--------|-----|-----|------------------------------------|------------------------------------|----------------------------|
| OEAB | OEBA | СРАВ   | СРВА   | SAB | SBA | A <sub>0</sub> thru A <sub>7</sub> | B <sub>0</sub> thru B <sub>7</sub> | Operating Mode             |
| L    | Н    | H or L | H or L | Χ   | Χ   | Input                              | Input                              | Isolation                  |
| L    | Н    | _      | _      | Χ   | Х   |                                    |                                    | Store A and B Data         |
| X    | Н    | \      | H or L | Χ   | Х   | Input                              | Not Specified                      | Store A, Hold B            |
| Н    | Н    | \      | \      | Χ   | Χ   | Input                              | Output                             | Store A in Both Registers  |
| L    | Χ    | H or L | _      | Χ   | Х   | Not Specified                      | Input                              | Hold A, Store B            |
| L    | L    | \      | \      | Χ   | Х   | Output                             | Input                              | Store B in Both Registers  |
| L    | L    | Χ      | Χ      | Χ   | L   | Output                             | Input                              | Real-Time B Data to A Bus  |
| L    | L    | Χ      | H or L | Χ   | Н   |                                    |                                    | Store B Data to A Bus      |
| Н    | Н    | Х      | Х      | L   | Х   | Input                              | Output                             | Real-Time A Data to B Bus  |
| Н    | Н    | H or L | Χ      | Н   | Χ   |                                    |                                    | Stored A Data to B Bus     |
| Н    | L    | H or L | H or L | Н   | Н   | Output                             | Output                             | Stored A Data to B Bus and |
|      |      |        |        |     |     |                                    |                                    | Stored B Data to A Bus     |

H = HIGH Voltage Level L = LOW Voltage Level

Note 1: The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

X = Immaterial = LOW-to-HIGH Clock Transition

#### **Functional Description**

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both.

The select (SAB, SBA) controls can multiplex stored and real-time.

The examples in Figure 1 demonstrate the four fundamental bus-management functions that can be performed with the Octal bus transceivers and receivers.

Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW-to-HIGH transitions at the appropriate Clock Inputs (CPAB, CPBA) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.




FIGURE 1.

# **Logic Diagrams** 74F652 OEBA CPBA SBA CPAB 1 OF 8 CHANNELS TO 7 OTHER CHANNELS adding of logic operations and should not be used to estimate propagation delays. Please note that this diagram is provided only for the under 1 OF 8 CHANNELS TO 7 OTHER CHANNELS Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### Absolute Maximum Ratings(Note 2)

 $\begin{array}{ll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \end{array}$ 

 $\begin{array}{lll} \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{V}_{CC} \mbox{ Pin Potential to Ground Pin} & -0.5\mbox{V to } +7.0\mbox{V} \\ \mbox{Input Voltage (Note 3)} & -0.5\mbox{V to } +7.0\mbox{V} \\ \end{array}$ 

Input Current (Note 3) -30 mA to +5.0 mA

Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ )

 $\begin{array}{lll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & -0.5 \text{V to } +5.5 \text{V} \end{array}$ 

Current Applied to Output

in LOW State (Max)  ${\rm twice\ the\ rated\ I_{OL}\ (mA)}$  ESD Last Passing Voltage (Min)  ${\rm 4000V}$ 

# Recommended Operating Conditions

Free Air Ambient Temperature  $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

**Note 2:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**


| Symbol                             | Parameter                          | Min  | Тур | Max  | Units | V <sub>CC</sub> | Conditions   |
|------------------------------------|------------------------------------|------|-----|------|-------|-----------------|--|
| V <sub>IH</sub>                    | Input HIGH Voltage                 | 2.0  |     |      | V     |                 | Recognized as a HIGH Signal                                |
| V <sub>IL</sub>                    | Input LOW Voltage                  |      |     | 0.8  | V     |                 | Recognized as a LOW Signal                                 |
| V <sub>CD</sub>                    | Input Clamp Diode Voltage          |      |     | -1.2 | V     | Min             | I <sub>IN</sub> = -18 mA (Non I/O Pins)                    |
| V <sub>OH</sub>                    | Output HIGH 10% V <sub>CC</sub>    | 2.0  |     | C    | V     | Min             | $I_{OH} = -15 \text{ mA } (A_n, B_n)$                      |
| V <sub>OL</sub>                    | Output LOW 10% V <sub>CC</sub>     | M    |     | 0.55 | V     | Min             | I <sub>OL</sub> = 64 mA (A <sub>n</sub> , B <sub>n</sub> ) |
| I <sub>IH</sub>                    | Input HIGH<br>Current              | Z,   |     | 5.0  | μА    | Max             | V <sub>IN</sub> = 2.7V<br>(Non I/O Pins)                   |
| I <sub>BVI</sub>                   | Input HIGH Current Breakdown Test  |      |     | 7.0  | μА    | Max             | V <sub>IN</sub> = 7.0V                                     |
| I <sub>BVIT</sub>                  | Input HIGH Current Breakdown (I/O) |      |     | 0.5  | mA    | Max             | $V_{IN} = 5.5V$<br>$(A_n, B_n)$                            |
| I <sub>CEX</sub>                   | Output HIGH<br>Leakage Current     |      |     | 50   | μА    | Max             | V <sub>OUT</sub> = V <sub>CC</sub>                         |
| V <sub>ID</sub>                    | Input Leakage<br>Test              | 4.75 |     |      | V     | 0.0             | $I_{ID} = 1.9 \mu\text{A}$<br>All Other Pins Grounded      |
| I <sub>OD</sub>                    | Output Leakage<br>Circuit Current  |      |     | 3.75 | μА    | 0.0             | VI <sub>IOD</sub> = 150 mV<br>All Other Pins Grounded      |
| I <sub>IL</sub>                    | Input LOW Current                  |      |     | -0.6 | mA    | Max             | V <sub>IN</sub> = 0.5V (Non I/O Pins)                      |
| I <sub>IH</sub> + I <sub>OZH</sub> | Output Leakage Current             |      |     | 70   | μА    | Max             | $V_{OUT} = 2.7V (A_n, B_n)$                                |
| I <sub>IL</sub> + I <sub>OZL</sub> | Output Leakage Current             |      |     | -650 | μΑ    | Max             | $V_{OUT} = 0.5V (A_n, B_n)$                                |
| los                                | Output Short-Circuit Current       | -100 |     | -225 | mA    | Max             | V <sub>OUT</sub> = 0V                                      |
| I <sub>ZZ</sub>                    | Bus Drainage Test                  |      |     | 500  | μΑ    | 0.0V            | V <sub>OUT</sub> = 5.25V                                   |
| I <sub>CCH</sub>                   | Power Supply Current               |      | 105 | 135  | mA    | Max             | V <sub>O</sub> = HIGH                                      |
| I <sub>CCL</sub>                   | Power Supply Current               |      | 118 | 150  | mA    | Max             | $V_O = LOW$  |
| I <sub>CCZ</sub>                   | Power Supply Current               |      | 115 | 150  | mA    | Max             | V <sub>O</sub> = HIGH Z                                    |


# **AC Electrical Characteristics**

| Symbol           | Parameter            | V <sub>CC</sub> = | +25°C<br>: +5.0V<br>50 pF | V <sub>CC</sub> = | to +125°C<br>+5.0V | $T_A = 0$ °C to +70°C<br>$V_{CC} = +5.0V$<br>$C_1 = 50 \text{ pF}$ |     | Units |  |
|------------------|----------------------|-------------------|---------------------------|-------------------|--------------------|--|-----|-------|--|
|                  |                      | Min               | Max                       | Min               | 50 pF<br>Max       | Min  | Max |       |  |
| f <sub>MAX</sub> | Max. Clock Frequency | 90                |                           | 75                |                    | 90   |     | MHz   |  |
| t <sub>PLH</sub> | Propagation Delay    | 2.0               | 7.0                       | 2.0               | 8.5                | 2.0  | 8.0 |       |  |
| t <sub>PHL</sub> | Clock to Bus         | 2.0               | 8.0                       | 2.0               | 9.5                | 2.0  | 9.0 | ns    |  |
| t <sub>PLH</sub> | Propagation Delay    | 2.0               | 8.5                       | 1.0               | 9.0                | 2.0  | 9.0 | ns    |  |
| t <sub>PHL</sub> | Bus to Bus (74F651)  | 1.0               | 7.5                       | 1.0               | 8.0                | 1.0  | 8.0 | 115   |  |
| t <sub>PLH</sub> | Propagation Delay    | 1.0               | 7.0                       | 1.0               | 8.0                | 1.0  | 7.5 |       |  |
| $t_{PHL}$        | Bus to Bus (74F652)  | 1.0               | 6.5                       | 1.0               | 8.0                | 1.0  | 7.0 | ns    |  |
| t <sub>PLH</sub> | Propagation Delay    | 2.0               | 8.5                       | 2.0               | 11.0               | 2.0  | 9.5 | ns    |  |
| $t_{PHL}$        | SBA or SAB to A or B | 2.0               | 8.0                       | 2.0               | 10.0               | 2.0  | 9.0 | 115   |  |

# **AC Operating Requirements**

|                    |                     | $T_A = +25^{\circ}C$ |                      | T <sub>A</sub> = -55 | 5°C to +125°C | T <sub>A</sub> = 0°C to +70°C<br>V <sub>CC</sub> = +5.0V |      | Units |
|--------------------|---------------------|----------------------|----------------------|----------------------|---------------|--|------|-------|
| Symbol             | Parameter           | Vc                   | <sub>C</sub> = +5.0V | $V_{CC} = +5.0V$     |               |  |      |       |
|                    |                     | Min                  | Max                  | Min                  | Max           | Min  | Max  |       |
| t <sub>PZH</sub>   | Enable Time         | 2.0                  | 9.5                  | 2.0                  | 10.0          | 2.0  | 10.0 | ns    |
| $t_{PZL}$          | *OEBA to A          | 2.0                  | 12.0                 | 2.0                  | 10.0          | 2.0  | 12.5 |       |
| t <sub>PHZ</sub>   | Disable Time        | 1.0                  | 7.5                  | 1.0                  | 9.0           | 1.0  | 8.0  |       |
| $t_{PLZ}$          | *OEBA to A          | 2.0                  | 8.5                  | 1.0                  | 9.0           | 2.0  | 9.0  |       |
| t <sub>PZH</sub>   | Enable Time         | 2.0                  | 9.5                  | 2.0                  | 10.0          | 2.0  | 10.0 |       |
| $t_{PZL}$          | OEAB to B           | 3.0                  | 13.0                 | 2.0                  | 12.0          | 3.0  | 14.0 |       |
| t <sub>PHZ</sub>   | Disable Time        | 2.0                  | 9.0                  | 1.0                  | 9.0           | 2.0  | 10.0 | ns    |
| $t_{PLZ}$          | OEAB to B           | 2.0                  | 10.5                 | 1.0                  | 12.0          | 2.0  | 11.0 | 115   |
| t <sub>S</sub> (H) | Setup Time, HIGH or | 5.0                  |                      | 5.0                  |               | 5.0  |      | ns    |
| t <sub>S</sub> (L) | LOW, Bus to Clock   | 5.0                  |                      | 5.0                  |               | 5.0  |      | 115   |
| t <sub>H</sub> (H) | Hold Time, HIGH or  | 2.0                  |                      | 2.5                  |               | 2.0  |      | ns    |
| t <sub>H</sub> (L) | LOW, Bus to Clock   | 2.0                  |                      | 2.5                  |               | 2.0  |      | 115   |
| t <sub>W</sub> (H) | Clock Pulse Width   | 5.0                  |                      | 5.0                  |               | 5.0  |      |       |
| $t_W(L)$           | HIGH or LOW         | 5.0                  |                      | 5.0                  |               | 5.0  |      | ns    |





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com