
INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC06 September 1993



74HC/HCT297

FEATURES

- · Digital design avoids analog compensation errors
- Easily cascadable for higher order loops
- Useful frequency range:
 - DC to 55 MHz typical (K-clock)
 - DC to 35 MHz typical (I/D-clock)
- Dynamically variable bandwidth
- Very narrow bandwidth attainable
- Power-on reset
- Output capability: standard/bus driver
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT297 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT297 are designed to provide a simple, cost-effective solution to high-accuracy, digital, phase-locked-loop applications. These devices contain all the necessary circuits, with the exception of the divide-by-n counter, to build first order phase-locked-loops.

Both EXCLUSIVE-OR (XORPD) and edge-controlled (ECPD) phase detectors are provided for maximum flexibility. The input signals for the EXCLUSIVE-OR phase detector must have a 50% duty factor to obtain the maximum lock-range.

Proper partitioning of the loop function, with many of the building blocks external to the package, makes it easy for the designer to incorporate ripple cancellation (see Fig.7) or to cascade to higher order phase-locked-loops.

The length of the up/down K-counter is digitally programmable according to the K-counter function table. With, A, B, C and D all LOW, the K-counter is disabled. With A HIGH and B, C and D LOW, the K-counter is only three stages long, which widens the bandwidth or capture range and shortens the lock time of the loop. When A, B, C and D are all programmed HIGH, the K-counter becomes seventeen stages long, which narrows the bandwidth or capture range and lengthens the lock time. Real-time control of loop bandwidth by manipulating the A to D inputs can maximize the overall performance of the digital phase-locked loop.

The "297" can perform the classic first-order phase-locked-loop function without using analog

components. The accuracy of the digital phase-locked-loop (DPLL) is not affected by V_{CC} and temperature variations but depends solely on accuracies of the K-clock, I/D-clock and loop propagation delays.

The phase detector generates an error signal waveform that, at zero phase error, is a 50% duty factor square wave. At the limits of linear operation, the phase detector output will be either HIGH or LOW all of the time depending on the direction of the phase error ($\phi_{IN} - \phi_{OUT}$). Within these limits the phase detector output varies linearly with the input phase error according to the gain k_d, which is expressed in terms of phase detector output can be defined to vary between \pm 1 according to the relation:

phase detector output =
$$\frac{\% \text{ HIGH} - \% \text{ LOW}}{100}$$
.

The output of the phase detector will be $k_d \phi_e$, where the phase error $\phi_e = \phi_{IN} - \phi_{OUT}$.

EXCLUSIVE-OR phase detectors (XORPD) and edge-controlled phase detectors (ECPD) are commonly used digital types. The ECPD is more complex than the XORPD logic function but can be described generally as a circuit that changes states on one of the transitions of its inputs. The gain (k_d) for an XORPD is 4 because its output remains HIGH (XORPD_{OUT} = 1) for a phase error of 1/4 cycle.

Similarly, k_d for the ECPD is 2 since its output remains HIGH for a phase error of 1/2 cycle. The type of phase detector will determine the zero-phase-error point, i.e., the phase separation of the phase detector inputs for a ϕ_e defined to be zero. For the basic DPLL system of Fig.6 $\phi_e = 0$ when the phase detector output is a square wave.

The XORPD inputs are 1/4 cycle out-of-phase for zero phase error. For the ECPD, $\phi_e = 0$ when the inputs are 1/2 cycle out-of-phase.

The phase detector output controls the up/down input to the K-counter. The counter is clocked by input frequency Mf_c , which is a multiple M of the loop centre frequency f_c . When the K-counter recycles up, it generates a carry pulse. Recycling while counting down generates a borrow pulse. If the carry and the borrow outputs are conceptually combined into one output that is positive for a carry and negative for a borrow, and if the K-counter is considered as a frequency divider with the ratio Mf_c/K , the output of the K-counter will equal the input frequency multiplied by the division ratio. Thus the output from the K-counter is $(k_d \varphi_e Mf_c) / K$.

74HC/HCT297

The carry and borrow pulses go to the increment/decrement (I/D) circuit which, in the absence of any carry or borrow pulses has an output that is 1/2 of the input clock (I/D_{CP}). The input clock is just a multiple, 2N, of the loop centre frequency. In response to a carry or borrow pulse, the I/D circuit will either add or delete a pulse at I/D_{OUT}. Thus the output of the I/D circuit will be Nf_c + (k_d \emptyset_e Mf_c)/2K.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns

The output of the N-counter (or the output of the phase-locked-loop) is thus: $f_o = f_c + (k_d \phi_e M f_c)/2KN$.

If this result is compared to the equation for a first-order analog phase-locked-loop, the digital equivalent of the gain of the VCO is just $Mf_o/2KN$ or f_o/K for M = 2N.

Thus the simple first-order phase-locked-loop with an adjustable K-counter is the equivalent of an analog phase-locked-loop with a programmable VCO gain.

SYMBOL	PARAMETER	CONDITIONS	ТҮР		
	PARAMETER	CONDITIONS	нс	нст	UNIT
t _{PHL/} t _{PLH}	propagation delay	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$			
	I/D _{CP} to I/D _{OUT}	A 34	15	18	ns
	φA ₁ , φB to XORPD _{OUT}	a 3 The Co	13	13	ns
	φB, φA ₂ to ECPD _{OUT}	12	19	19	ns
f _{max}	maximum clock frequency	C			
	K _{CP}		63	68	MHz
	I/D _{CP}		41	40	MHz
CI	input capacitance		3.5	3.5	pF
C _{PD}	power dissipation capacitance per package	notes 1 and 2	18	19	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W):

 $P_{D} = C_{PD} \times V_{CC}{}^{2} \times f_{i} + \Sigma \ (C_{L} \times V_{CC}{}^{2} \times f_{o})$ where:

 f_i = input frequency in MHz

 f_o = output frequency in MHz

 $\Sigma~(C_L \times V_{CC}{}^2 \times f_o)$ = sum of outputs

 C_L = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is $V_I = GND$ to V_{CC} For HCT the condition is $V_I = GND$ to $V_{CC} - 1.5$ V


ORDERING INFORMATION

See "74HC/HCT/HCU/HCMOS Logic Package Information".


PIN DESCRIPTION

Digital phase-locked-loop filter

PIN NO.	SYMBOL	NAME AND FUNCTION
2, 1, 15, 14	A, B, C, D	modulo control inputs
3	EN _{CTR}	K-counter enable input
4	K _{CP}	K-counter clock input (LOW-to-HIGH, edge-triggered)
5	I/D _{CP}	increment/decrement clock input (HIGH-to-LOW, edge-triggered)
6	D/U	down/up control
7	I/D _{OUT}	increment/decrement bus output
8	GND	ground (0 V)
9, 10, 13	φA ₁ , φB, φA ₂	phase inputs
11	XORPD _{OUT}	EXCLUSIVE-OR phase detector output
12	ECPD _{OUT}	edge-controlled phase detector output
16	V _{CC}	positive supply voltage



74HC/HCT297



K-COUNTER (DIGITAL CONTROL) FUNCTION TABLE									
D	С	В	A	MODULO (K)					
L	L	L	L	inhibited					
L	L	L	н	2 ³					
L	L	Н	L	24					
L	L	Н	н	2 ⁵					
L	н	L	L	2 ⁶					
L	Н	L	н	2 ⁷					
L	Н	Н	L	2 ⁸					
L	Н	н	н	2 ⁹					
н	L	L	L	2 ¹⁰					
Н	L	L	н	2 ¹¹					
н	L	Н	L	2 ¹²					
н	L	н	н	2 ¹³					
н	н	L	L	2 ¹⁴					
Н	Н	L	н	2 ¹⁵					
Н	Н	Н	L	2 ¹⁶					
Н	Н	Н	Н	2 ¹⁷					

EXCLUSIVE-OR PHASE DETECTOR FUNCTION

φ Α 1	φΒ	XORPD _{OUT}
L	L	L
L	Н	н
н	L	н
Н	Н	L

EDGE-CONTROLLED PHASE DETECTOR TABLE


φ Α 2	φΒ	ECPD _{OUT}
H or L	\downarrow	Н
$ \downarrow$	H or L	L
H or L	↑	no change no change
↑	H or L	no change


Notes

1. H = HIGH voltage level


L = LOW voltage level

- \downarrow = HIGH-to-LOW transition
- \uparrow = LOW-to-HIGH transition





CARRY PULSE (internal signal)	//
BORROW PULSE (internal signal)	/
HD CP INPUT	
I/D _{OUT} OUTPUT	
	Fig.8 Timing diagram: I/D _{OUT} in-lock condition.
	ØB INPUT INPUT ØA2 INPUT INPUT ECPO OUT OUTPUT INPUT JZ296079.1
	Fig.9 Timing diagram: edge-controlled phase comparator waveforms.



74HC/HCT297

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard/bus driver I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

GND = 0 V; $t_r = t_f = 6 \text{ ns}$; $C_L = 50 \text{ pF}$

		T _{amb} (°C)								TEST CONDITIONS	
	PARAMETER	74HC									
SYMBOL		+25			-40 to +85		-40 to +125		UNIT	V _{CC} (V)	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t _{PHL} / t _{PLH}	propagation delay I/D _{CP} to I/D _{OUT}		50 18 14	175 35 30		220 44 37	3.4 ×	265 53 45	ns	2.0 4.5 6.0	Fig.11
t _{PHL} / t _{PLH}	propagation delay $\phi A_1, \phi B$ to XORPD _{OUT}		44 16 13	160 32 27	3E	200 40 34	m.	240 48 41	ns	2.0 4.5 6.0	Fig.12
t _{PHL} / t _{PLH}	propagation delay φB, φA ₂ to ECPD _{OUT}		61 22 18	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig.13
t _{THL} / t _{TLH}	output transition time: bus driver output; I/D _{OUT} (pin 7)		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig.11
t _{THL} / t _{TLH}	output transition time: standard outputs; XORPD _{OUT} , ECPD _{OUT} (pins 11, 12)		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.12 and 13
t _W	clock pulse width K _{CP}	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.14
t _W	clock pulse width I/D _{CP}	100 20 17	28 10 8		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig.11
t _{su}	set-up time D/U, EN _{CTR} to K _{CP}	120 24 20	33 12 10		150 30 26		180 36 31		ns	2.0 4.5 6.0	Fig.14
t _h	hold time D/Ū, EN _{CTR} to K _{CP}	0 0 0	-19 -7 -6		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig.14
f _{max}	maximum clock pulse frequency K _{CP}	6.0 30 35	19 57 68		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig.14
f _{max}	maximum clock pulse frequency I/D _{CP}	4.0 20 24	12 37 44		3.2 16 19		2.6 13 15		MHz	2.0 4.5 6.0	Fig.11

74HC/HCT297

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard/bus driver I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications.

To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
EN _{CTR} , D/U	0.3
A, B, C, D, K _{CP,} φA ₂	0.6
I/D _{CP} , φA ₁ , φB	1.5


AC CHARACTERISTICS FOR 74HCT


 $GND = 0 V, t_r = t_f = 6 ns; C_L = 50 pF$


	PARAMETER	T _{amb} (°C)								TEST CONDITIONS	
SYMBOL		74HCT 🐁					32		UNIT		WAVEFORMS
		+25			-40 to +85		-40 to +125			V _{CC} (V)	WAVEFORMIS
		min.	typ.	max.	min.	max.	min.	max.]		
t _{PHL} / t _{PLH}	propagation delay I/D _{CP} to I/D _{OUT}		21	35		44		53	ns	4.5	Fig.11
t _{PHL} / t _{PLH}	propagation delay φA ₁ , φB to XORPD _{OUT}		16	32		40		48	ns	4.5	Fig.12
t _{PHL} / t _{PLH}	propagation delay ϕB , ϕA_2 to ECPD _{OUT}		22	44		55		66	ns	4.5	Fig.13
t _{THL} / t _{TLH}	output transition time bus driver output I/D _{OUT} (pin 7)		5	12		15		18	ns	4.5	Fig.11
t _{THL} / t _{TLH}	output transition time standard outputs XORPD _{OUT} , ECPD _{OUT} (pins 11, 12)		7	15		19		22	ns	4.5	Figs 12 and 13
t _W	clock pulse width K _{CP}	16	8		20		24		ns	4.5	Fig.14
t _W	clock pulse width I/D _{CP}	25	13		31		38		ns	4.5	Fig.11
t _{su}	set-up time D/\overline{U} , EN _{CTR} to K _{CP}	24	13		30		36		ns	4.5	Fig.14
t _h	hold time D/\overline{U} , EN _{CTR} to K _{CP}	0	-8		0		0		ns	4.5	Fig.14
f _{max}	maximum clock pulse frequency K _{CP}	30	62		24		20		MHz	4.5	Fig.14
f _{max}	maximum clock pulse frequency I/D _{CP}	20	36		16		13		MHz	4.5	Fig.11

74HC/HCT297


AC WAVEFORMS







74HC/HCT297



PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".