November 1994

National Semiconductor


54F/74F175 Quad D Flip-Flop

General Description

The 'F175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, LOW.

Features

- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- Asynchronous common reset
- True and complement output
- Guaranteed 4000V minimum ESD protection



©1995 National Semiconductor Corporation TL/F/9490

RRD-B30M75/Printed in U. S. A.

Unit Loading/Fan Out

Pin Names		54F/74F			
	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
$D_0 - D_3$	Data Inputs	1.0/1.0	20 µA/−0.6 mA		
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/−0.6 mA		
MR	Master Reset Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA		
Q ₀ -Q ₃	True Outputs	50/33.3	-1 mA/20 mA		
$\overline{Q}_0 - \overline{Q}_3$	Complement Outputs	50/33.3	-1 mA/20 mA		

Functional Description


The 'F175 consists of four edge-triggered D flip-flops with individual D inputs and Q and \overline{Q} outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW-to-HIGH clock (CP) transition, causing individual Q and \overline{Q} outputs to follow. A LOW input on the Master Reset (\overline{MR}) will force all Q outputs LOW and \overline{Q} outputs HIGH independent of Clock or Data inputs. The 'F175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

Truth Table

Inputs			Outputs		
MR CP		Dn	Qn	$\overline{\mathbf{Q}}_{\mathbf{n}}$	
L	Х	х	L	н	
н		Н	н	L	
н		L	L	н	

H = HIGH Voltage Level

L = LOW Voltage Level



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ornee, bistributors for availability and specifications.						
Storage Temperature	-65°C to +150°C					
Ambient Temperature under Bias	-55°C to +125°C					
Junction Temperature under Bias Plastic	−55°C to +175°C −55°C to +150°C					
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V					
Input Voltage (Note 2)	-0.5V to $+7.0V$					
Input Current (Note 2)	-30 mA to $+5.0$ mA					
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$) Standard Output	-0.5V to V _{CC}					
TRI-STATE® Output	-0.5V to +5.5V					
Current Applied to Output						

in LOW State (Max) twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature Military Commercial

Supply Voltage Military

Commercial


 -55°C to $+125^\circ\text{C}$ $0^{\circ}C$ to $\,+\,70^{\circ}C$


+4.5V to +5.5V


+4.5V to +5.5V


- -

Symbol	Parameter		54F/74F		Linite	Ver	Conditions	
Symbol			Min	Тур	Max 🅢	Units V _{CC}	VCC	Conditions
V _{IH}	Input HIGH Voltage		2.0		K.	v 🗸	5	Recognized as a HIGH Signa
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signa
V _{CD}	Input Clamp Diode Vo	Itage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	V	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
IIH	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	$V_{IN} = 2.7V$
I _{BVI}	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	$V_{IN} = 7.0V$
ICEX	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$
V _{ID}	Input Leakage Test	74F	4.75			V	0.0	$I_{ID} = 1.9 \mu A$ All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V _{IOD} = 150 mV All Other Pins Grounded
IIL	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$
I _{OS}	Output Short-Circuit C	urrent	-60		-150	mA	Max	$V_{OUT} = 0V$
ICC	Power Supply Current			22.5	34.0	mA	Max	$CP = \underline{\checkmark}$ $D_n = \overline{MR} = HIGH$









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.