
INTEGRATED CIRCUITS



Product specification

1996 Jan 05

IC15 Data Handbook



74F621

FEATURES

- High-impedance NPN base inputs for reduced loading (20µA in High and Low states)
- Octal bidirectional bus interface
- Open collector outputs sink 64mA
- Non-inverting

DESCRIPTION


The 74F621 is an octal transceiver featuring non-inverting open collector bus-compatible outputs in both send and receive directions. The outputs are capable of sinking 64mA, providing very good capacitive drive characteristics.

This octal bus transceiver is designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the Enable inputs (\overline{OEBA} and OEAB). The Enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the 74F621 the capability to store data by the simultaneous enabling of \overline{OEBA} and OEAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of the bus lines are at high impedance, both sets of bus lines (16 in all) will remain in their last states.

PIN CONFIGURATION



ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F621	8.0ns	105mA

ORDERING INFORMATION

DESCRIPTION	$\begin{array}{l} \text{COMMERCIAL RANGE} \\ \text{V}_{CC} = 5\text{V} \pm 10\%, \\ \text{T}_{amb} = 0^{\circ}\text{C to } + 70^{\circ}\text{C} \end{array}$	PKG DWG #
20-pin plastic DIP	N74F621N	SOT146-1
20-pin plastic SOL	N74F621D	SOT163-1


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A0 - A7, B0 - B7	Data inputs	1.0/0.033	20μΑ/20μΑ
OEBA, OEAB	Output Enable inputs	1.0/0.033	20μΑ/20μΑ
A0 - A7	Data outputs	OC/40	OC/24mA
B0 - B7	Data outputs	OC/106.7	OC/64mA

NOTE: One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state. OC = Open Collector.

74F621

LOGIC SYMBOL





LOGIC SYMBOL (IEEE/IEC)


FUNCTION TABLE

INPU	TS	OPERATING MODES
OEBA	OEAB	OPERATING MODES
L	L	B data to A bus
Н	Н	A data to B bus
Н	L	OFF
	ц	B data to A bus
	П	A data to B bus

H = High voltage level L = Low voltage level

L X = Don't care

OFF= High if pull-up resistor is connected to open collector output



74F621

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V _{CC}	Supply voltage		-0.5 to +7.0	V
V _{IN}	Input voltage		-0.5 to +7.0	V
I _{IN}	Input current		-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state		–0.5 to +5.5	V
		A0–A7	48	mA
IOUT	Current applied to output in Low output state	128	mA	
T _{amb}	Operating free-air temperature range	-	0 to +70	°C
T _{stg}	Storage temperature range		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER	A L				
SYMBOL	PARAMETER	36	MIN	NOM	MAX	
V _{CC}	Supply voltage	A P	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	1.32	2.0			V
V _{IL}	Low-level input voltage	C			0.8	V
I _{IK}	Input clamp current				-18	mA
V _{OH}	High-level output current				4.5	V
1		A0-A7			24	mA
IOL	Low-level output current	B0–B7			64	mA
T _{amb}	Operating free-air temperature range		0		70	°C

1

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

							LIMITS		UNIT
SYMBOL	PARAME	ETER	TE	TEST CONDITIONS ^{NO TAG}				МАХ	
I _{OH}	High-level output cu	irrent	V _{CC} = MIN,	$V_{IL} = MAX, V_{IH} = MIN,$	V _{OH} = MAX			250	μΑ
		A0 A7		1 24m4	±10%V _{CC}		0.35	0.50	V
V _{OL}	Low-level output	A0–A7	$V_{CC} = MIN,$ $V_{IL} = MAX,$	I _{OL} = 24mA	±5%V _{CC}		0.35	0.50	V
	voltage	B0-B7	$V_{IH} = MIN,$	I _{OL} = 48mA	±10%V _{CC}		0.38	0.55	V
		во-в7		I _{OL} = 64mA	±5%V _{CC}		0.42	0.55	V
V _{IK}	Input clamp voltage	_	$V_{CC} = MIN, I_I$	= I _{IK}			-0.73	-1.2	V
	Input current at	OEBA, OEAB	$V_{CC} = MAX, V_I = 7.0V$					100	μA
1	maximum input voltage	others	V _{CC} = 0.0V, V			1	mA		
I _{IH}	High-level input curr	current $V_{CC} = MAX, V_I = 2.7V$		$V_{CC} = MAX, V_I = 2.7V$				20	μΑ
IIL	Low-level input curr	Low-level input current V _{CC} = MAX, V _I = 0.5V		$V_{CC} = MAX, V_I = 0.5V$				-20	μΑ
	Supply ourropt	Іссн		<u>OEBA</u> = OEAB = A0–A7 = 4.5V			105	140	mA
Icc	Supply current (total)		$V_{CC} = MAX$	$V_{CC} = MAX$ $\overline{OEBA} = OEAB = 4.5V,$ A0-A7 = GND			105	140	mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at V_{CC} = 5V, T_{amb} = 25°C.


74F621

AC ELECTRICAL CHARACTERISTICS


SYMBOL	PARAMETER		\ T _a C _L = 5	/ _{CC} = +5\ _{mb} = +25 0pF, R _L =	/ °C = 500 Ω	V _{CC} = +5 T _{amb} = 0°C C _L = 50pF,	UNIT	
			MIN	TYP	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation delay An to Bn	Waveform 1	6.0 4.0	9.5 6.0	12.0 8.0	5.5 3.5	13.0 8.5	ns
t _{PLH} t _{PHL}	Propagation delay Bn to An	Waveform 1	6.0 3.5	9.0 5.5	12.0 7.5	5.5 3.0	12.5 8.0	ns
t _{PLH} t _{PHL}	Propagation delay OEBA to An	Waveform 2	6.0 3.5	10.0 6.5	13.5 10.5	5.5 3.0	14.0 11.0	ns
t _{PLH} t _{PHL}	Propagation delay OEAB to Bn	Waveform 3	7.0 3.5	12.0 6.5	15.0 9.5	6.0 3.0	17.0 10.0	ns

AC WAVEFORMS


For all waveforms, $V_M = 1.5V$.



Waveform 1. For Non-Inverting Outputs



Waveform 2. Propagation Delay, OEBA to An



Waveform 3. Propagation Delay, OEAB to Bn

74F621


18 16 14 12 t_{PLH} 10 Propagation delay (ns) 8 6 t_{PHL} 4 2 0 400 0 100 300 200 500 600 Load Resistor (Ω) SF01153


TYPICAL PROPAGATION DELAYS VERSUS LOAD FOR OPEN COLLECTOR OUTPUTS

NOTE:

When using open-collector parts, the value of the pull-up resistor greatly affects the value of the t_{PLH} . For example, changing the pull-up resistor value from 500Ω to 100Ω will improve the t_{PLH} up to 50% with only slight increase in the t_{PHL} . However, if the pull-up resistor is changed, the user must take certain that the total I_{OL} current through the resistor and the total I_{IL} 's of the receivers do not exceed the I_{OL} maximum specification.

TEST CIRCUIT AND WAVEFORMS





UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT146-1			SC603			-92-11-17 95-05-24	

74F621

Product specification

74F621

Octal bus transceiver, non-inverting (open collector)



SO20:

74F621

NOTES



74F621



DEFINITIONS							
Data Sheet Identification	Product Status	Definition					
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.					
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.					
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.					

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act. © Copyright Philips Electronics North America Corporation 1996 All rights reserved. Printed in U.S.A.

> (print code) Document order number:

Date of release: July 1994

9397-750-05147