

February 2001 Revised June 2002

# 74LCXH16374 Low Voltage 16-Bit D-Type Flip-Flop with Bushold

#### **General Description**

The LCXH16374 contains sixteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and Output Enable  $(\overline{OE})$  are common to each byte and can be shorted together for full 16-bit operation.

The LCXH16374 is designed for low voltage (2.5V or 3.3V)  $\rm V_{\rm CC}$  applications.

The LCXH16374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

The LCXH16374 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

#### **Features**

- 5V tolerant control inputs and outputs
- 2.3V-3.6V V<sub>CC</sub> specifications provided
- 6.2 ns  $t_{PD}$  max ( $V_{CC} = 3.3V$ ), 20  $\mu$ A  $I_{CC}$  max
- Bushold on inputs eliminating the need for external pull-up/pull-down resistors
- Power down high impedance outputs
- $\blacksquare$  ±24 mA output drive (V<sub>CC</sub> = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:
  Human body model > 2000V
  Machine model > 200V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)


#### **Ordering Code:**

Order Number	Package Number	Package Description
74LCXH16374G (Note 1)(Note 3)	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74LCXH16374MEA (Note 2)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCXH16374MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: Ordering code "G" indicates Trays.

Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


#### **Logic Symbol**




GTO™ is a trademark of Fairchild Semiconductor Corporation.

### **Connection Diagrams**

Pin Assignment for SSOP and TSSOP



Pin Assignment for FBGA



(Top Thru View)

## **Pin Descriptions**

Pin Names	Description	
<del>OE</del> n	Output Enable Input (Active LOW)	
CP <sub>n</sub>	Clock Pulse Input	
I <sub>0</sub> -I <sub>15</sub>	Bushold Inputs	
O <sub>0</sub> -O <sub>15</sub>	Outputs	
NC	No Connect	

### **FBGA Pin Assignments**

		1	2	3	4	5	6
	Α	O <sub>0</sub>	NC	OE <sub>1</sub>	CP <sub>1</sub>	NC	$I_0$
ĺ	В	02	O <sub>1</sub>	NC	NC	I <sub>1</sub>	l <sub>2</sub>
ĺ	C	O <sub>4</sub>	O <sub>3</sub>	$V_{CC}$	$V_{CC}$	l <sub>3</sub>	I <sub>4</sub>
ĺ	D	O <sub>6</sub>	O <sub>5</sub>	GND	GND	l <sub>5</sub>	I <sub>6</sub>
Ī	Е	Ο <sub>8</sub>	07	GND	GND	I <sub>7</sub>	I <sub>8</sub>
	F	O <sub>10</sub>	$O_9$	GND	GND	l <sub>9</sub>	I <sub>10</sub>
	G	O <sub>12</sub>	O <sub>11</sub>	Vcc	V <sub>CC</sub>	I <sub>11</sub>	I <sub>12</sub>
	H/	O <sub>14</sub>	O <sub>13</sub>	NC	NC	I <sub>13</sub>	I <sub>14</sub>
1	J	O <sub>15</sub>	NC	OE <sub>2</sub>	CP <sub>2</sub>	NC	I <sub>15</sub>

# **Truth Tables**

	Inputs		Outputs
CP <sub>1</sub>	OE <sub>1</sub>	I <sub>0</sub> –I <sub>7</sub>	0 <sub>0</sub> -0 <sub>7</sub>
~	L	Н	Н
~	L	L	L
L	L	Χ	O <sub>0</sub>
X	Н	Χ	Z

	Inputs			
CP <sub>2</sub>	OE <sub>2</sub>	I <sub>8</sub> -I <sub>15</sub>	O <sub>8</sub> -O <sub>15</sub>	
~	L	Н	Н	
~	L	L	L	
L	L	Χ	O <sub>0</sub>	
Х	Н	X	Z	

H = HIGH Voltage Level L = LOW Voltage Level


Z = Immaterial
Z = High Impedance
O<sub>0</sub> = Previous O<sub>0</sub> before HIGH-to-LOW of CP

#### **Functional Description**

The LCXH16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full fl-bit operation. Each byte has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-flop will store

the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP<sub>n</sub>) transition. With the Output Enable ( $\overline{\text{OE}}_n$ ) LOW, the contents of the flip-flops are available at the outputs. When  $\overline{\text{OE}}_n$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{\text{OE}}_n$  input does not affect the state of the flip-flops

### **Logic Diagrams**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

 $T_{STG}$ 

#### Absolute Maximum Ratings(Note 3) Symbol Parameter Value Conditions Units $V_{CC}$ Supply Voltage -0.5 to +7.0 DC Input Voltage -0.5 to $V_{CC} + 0.5$ I<sub>0</sub> - I<sub>15</sub> ٧ OE<sub>1</sub>, CP<sub>n</sub> -0.5V to 7.0VVo DC Output Voltage 3-STATE -0.5 to +7.0 ٧ -0.5 to V<sub>CC</sub> + 0.5 Output in HIGH or LOW State (Note 4) $V_I < GND$ DC Input Diode Current -50 mΑ $V_O < GND$ DC Output Diode Current -50 lok mΑ +50 $V_O > V_{CC}$ DC Output Source/Sink Current ±50 mΑ Ιo DC Supply Current per Supply Pin ±100 mΑ $I_{CC}$ DC Ground Current per Ground Pin ±100 mΑ $I_{GND}$

-65 to +150

## **Recommended Operating Conditions (Note 5)**

Symbol	Parameter		Min	Max	Units
V <sub>CC</sub>	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
VI	Input Voltage	20 %	0	V <sub>CC</sub>	V
Vo	Output Voltage	HIGH or LOW State	0	V <sub>CC</sub>	V
		3-STATE	0	5.5	V
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 2.7V - 3.0V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T <sub>A</sub>	Free-Air Operating Temperature		-40	85	°C
$\Delta t/\Delta V$	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V		0	10	ns/V

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: I<sub>O</sub> Absolute Maximum Rating must be observed.

Storage Temperature

Note 5: Floating or unused control inputs must be HIGH or LOW.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	
Зуппоп	Farameter		Conditions	(V)	Min	Max	Ullits
V <sub>IH</sub>	HIGH Level Input Voltage			2.3 – 2.7	1.7		V
				2.7 – 3.6	2.0		V
V <sub>IL</sub>	LOW Level Input Voltage			2.3 – 2.7		0.7	V
				2.7 – 3.6		0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage		I <sub>OH</sub> = -100 μA	2.3 – 3.6	V <sub>CC</sub> - 0.2		
			$I_{OH} = -8 \text{ mA}$	2.3	1.8		
			$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
			I <sub>OH</sub> = -18 mA	3.0	2.4		
			$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage		$I_{OL} = 100 \mu A$	2.3 – 3.6		0.2	
			$I_{OL} = 8 \text{ mA}$	2.3		0.6	
			I <sub>OL</sub> = 12 mA	2.7		0.4	V
			I <sub>OL</sub> = 16 mA	3.0		0.4	
			$I_{OL} = 24 \text{ mA}$	3.0		0.55	
I <sub>I</sub>	Input Leakage Current	Data	$V_I = V_{CC}$ or GND	2.3 – 3.6		±5.0	^
		Control	$0V \le V_1 \le 5.5$	2.3 – 3.6		±5.0	μΑ

# DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>cc</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Symbol		Conditions	(V)	Min	Max	Units
I <sub>I(HOLD)</sub>	Bushold Input Minimum	V <sub>IN</sub> = 0.7V	2.3	45		
	Drive Hold Current	V <sub>IN</sub> = 1.7V	2.3	-45		μА
		$V_{IN} = 0.8V$	3.0	75		μΛ
		V <sub>IN</sub> = 2.0V	3.0	-75		
I <sub>I(OD)</sub>	Bushold Input Over-Drive (Note 7)	2.7	300			
	Current to Change State	(Note 8)	2.7	-300		μА
		(Note 7)	3.6	450		μΛ
		(Note 8)	3.6	-450		
I <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0	μΑ
I <sub>OFF</sub>	Power-Off Leakage Current	$V_O = V_{CC}$	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		20	
		$3.6V \le V_0 \le 5.5V \text{ (Note 6)}$	2.3 – 3.6		±20	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μΑ

# **AC Electrical Characteristics**

							1	μΑ
Note 6: Outp	Note 6: Outputs disabled or 3-STATE only.							
Note 7: An e	Note 7: An external driver must source at least the specified current to switch from LOW-to-HIGH.							
Note 8: An e	external driver must sink at least the specified current to	switch from H	IGH-to-LOW	1.	3.10	-		
40 FL				36	32	-10		
AC EI	ectrical Characteristics			1 73		CA		
		-	To	= -40° to +	85°C, R <sub>1</sub> = 5	500Ω		
		V3	3V ± 0.3V	-	= <b>2</b> .7V		5V ± 0.2V	
Symbol	Parameter							Units
		C <sub>L</sub> =	<b>5</b> 0 pF	C <sub>L</sub> =	50 pF	C <sub>L</sub> =	30 pF	
		Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	170						MHz
t <sub>PHL</sub>	Propagation Delay	1.5	6.2	1.5	6.5	1.5	7.4	ns
t <sub>PLH</sub>	CP to O <sub>n</sub>	1.5	6.2	1.5	6.5	1.5	7.4	115
t <sub>PZL</sub>	Output Enable time	1.5	6.1	1.5	6.3	1.5	7.9	ns
t <sub>PZH</sub>		1.5	6.1	1.5	6.3	1.5	7.9	115
t <sub>PLZ</sub>	Output Disable Time	1.5	6.0	1.5	6.2	1.5	7.2	ns
t <sub>PHZ</sub>		1.5	6.0	1.5	6.2	1.5	7.2	115
t <sub>S</sub>	Setup Time	2.5		2.5		3.0		ns
t <sub>H</sub>	Hold Time	1.5		1.5		2.0		ns
t <sub>W</sub>	Pulse Width	3.0		3.0		3.5		ns
t <sub>OSHL</sub>	Output to Output Skew (Note 9)		1.0					no
t <sub>OSLH</sub>			1.0					ns

Note 9: Skew is defined as the absolute value of the differences between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub>	<b>T</b> <sub>A</sub> = 25°C	Units
			(V)	Typical	
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	V

# Capacitance

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC}$ = Open, $V_I$ = 0V or $V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , $f = 10$ MHz	20	pF

# AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit ( $C_L$  includes probe and jig capacitance)


Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at $V_{CC}$ = 3.3 $\pm$ 0.3V, and 2.7V $V_{CC}$ x 2 at $V_{CC}$ = 2.5 $\pm$ 0.2V
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and  $t_{\rm rec}$  Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic






FIGURE 2. Waveforms (Input Characteristics; f =1MHz,  $t_r = t_f = 3$ ns)

Symbol	V <sub>CC</sub>		
	$3.3V \pm 0.3V$	2.7V	2.5V ± 0.2V
$V_{mi}$	1.5V	1.5V	V <sub>CC</sub> /2
V <sub>mo</sub>	1.5V	1.5V	V <sub>CC</sub> /2
V <sub>x</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V
$V_y$	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V



# Physical Dimensions inches (millimeters) unless otherwise noted



- A. THIS PACKAGE CONFORMS TO JEDEC M0-205


  B. ALL DIMENSIONS IN MILLIMETERS


  C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
  .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS

  D. DRAWING CONFORMS TO ASME Y14.5M-1994

#### BGA54ArevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A





Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com