FAIRCHILD

SEMICONDUCTOR

74AC163 • 74ACT163 Synchronous Presettable Binary Counter

General Description

The AC/ACT163 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The AC/ACT163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

Features

- I_{CC} reduced by 50%
- Synchronous counting and loading
- High-speed synchronous expansion
- Typical count rate of 125 MHz
- Outputs source/sink 24 mA
- ACT163 has TTL-compatible inputs

Ordering Code:

U		
Order Number	Package Number	Package Description
74AC163SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
74AC163SJ	M16D	16-Lead Small Outline Package, (SOP), EIAJ TYPE II, 5.3mm Wide
74AC163MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC163PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT163SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
74ACT163SJ	M16D	16-Lead Small Outline Package, (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT163MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT163PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available i	n Tape and Reel. Specify	by appending suffix letter "X" to the ordering code.

Connection Diagram


			_
SR -	1	16	L _{vcc}
CP —	2	15	- TC
P0 -	3	14	-Q0
P1-	4	13	- Q ₁
P2-	5	12	⊢º2
P3 -	6	11	⊢q₃
CEP —	7	10	- CET
GND —	8	9	- PE
			J

Pin Descriptions

Pin Names	Description
CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
СР	Clock Pulse Input
SR	Synchronous Reset Input
P ₀ -P ₃	Parallel Data Inputs
PE	Parallel Enable Input
Q ₀ –Q ₃	Flip-Flop Outputs
тс	Terminal Count Output

www.fairchildsemi.com

November 1988 Revised February 2000



Count (Increment)

No Change (Hold)

No Change (Hold)

H H X H = HIGH Voltage Level

н

Н

н

H

L

н

н

L = LOW Voltage Level X = Immaterial

Functional Description


The AC/ACT163 counts in modulo-16 binary sequence. From state 15 (HHHH) it increments to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: synchronous reset, parallel load, count-up and hold. Four control inputs-Synchronous Reset (SR), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET)-determine the mode of operation, as shown in the Mode Select Table. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and SR HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The AC/ACT163 uses D-type edge-triggered flip-flops and changing the SR, \overline{PE} , CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways.

Figure 1 shows the connections for simple ripple carry, in which the clock period must be longer than the CP to TC delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to $\overline{\text{TC}}$ delay of the first stage plus the $\overline{\text{CEP}}$ to CP setup time of the last stage. The $\overline{\overline{\text{TC}}}$ output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters.

Logic Equations: Count Enable = CEP • CET • \overline{PE} TC = Q₀ • Q₁ • Q₂ • Q₃ • CET



74AC163 • 74ACT163

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC})

-0.5V to +7.0V

Recommended Operating Conditions

DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Source	
or Sink Current (I _O)	±50 mA
DC V_{CC} or Ground Current	
per Output Pin (I _{CC} or I _{GND})	±50 mA
Storage Temperature (T _{STG})	-65°C to +150°C
Junction Temperature (T _J)	
PDIP	140°C

Supply Voltage (V _{CC})	
AC	2.0V to 6.0V
ACT	4.5V to 5.5V
Input Voltage (V _I)	0V to V _{CC}
Output Voltage (V _O)	0V to V _{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ($\Delta V / \Delta t$)	
AC Devices	
V_{IN} from 30% to 70% of V_{CC}	
V _{CC} @ 3.3V, 4.5V, 5.5V	125 mV/ns
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
ACT Devices	
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	125 mV/ns
Note 1: Absolute maximum ratings are those value	es bevond which damage

PDIP 140°C Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, with-out exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specifications.

DC EI	ectrical Characteri	stics f	or AC	36	3 . A.		
		V_{CC} $T_{A} = +25^{\circ}C$ $T_{A} = -40^{\circ}C$ to $+85^{\circ}C$					Т
Symbol	Parameter	(V) Typ			aranteed Limits	Units	Conditions
VIH	Minimum HIGH Level	3.0	1.5	2.1	2.1		V _{OUT} = 0.1V
	Input Voltage	4.5	2.25	3.15	3.15	V	or V _{CC} - 0.1V
		5.5	2.75	3.85	3.85		
VIL	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	1.35	1.35	V	or V _{CC} – 0.1V
		5.5	2.75	1.65	1.65		
V _{OH}	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL}$ or V_{IH}
		3.0		2.56	2.46		I _{OH} = -12 mA
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2)
V _{OL}	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL} or V_{IH}$
		3.0		0.36	0.44		I _{OL} = 12 mA
		4.5		0.36	0.44	V	I _{OL} = 24 mA
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
I _{IN} (Note 4)	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μA	$V_I = V_{CC}, GND$
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$
(Note 4)	Supply Current						or GND

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.

Symbol	Parameter	Vcc	TA = -	+ 25°C	$T_A=-40^\circ C$ to $+85^\circ C$	Units	Conditions
Symbol	Parameter	(V)	Тур	Gu	aranteed Limits	Units	Conditions
VIH	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$
VIL	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	L 50A
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -50 \ \mu A$
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76	V	I _{OH} = -24 mA
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 5)
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	504
	Output Voltage	5.5	0.001	0.1	0.1	v	$I_{OUT} = 50 \ \mu A$
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	I _{OL} = 24 mA
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 5)
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	V _I = V _{CC} , GND
ICCT	Maximum	5.5	0.6		1.5	mA	$V_{\rm I} = V_{\rm CC} - 2.1 V$
	I _{CC} /Input				- 24		
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 6)	5.5			-75	mA	V _{OHD} = 3.85V Min
Icc	Maximum Quiescent	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$
	Supply Current						or GND

AC Electrical Characteristics for AC

		V _{cc}		$T_A = +25^{\circ}C$		$T_A = -40^\circ$	Units		
Symbol	Parameter	(V)		$C_L = 50 \ pF$		C _L =			
		(Note 7)	Min	Тур	Max	Min	Max		
f _{MAX}	Maximum Clock	3.3	70	95		60		MHz	
	Frequency	5.0	110	140		95		IVITIZ	
t _{PLH}	Propagation Delay, CP to Qn	3.3	2.0	7.5	12.5	1.5	13.5		
	(PE Input HIGH or LOW)	5.0	1.5	5.5	9.0	1.0	9.5	ns	
t _{PHL}	Propagation Delay, CP to Q _n	3.3	1.5	8.5	12.0	1.5	13.0	ns	
	(PE Input HIGH or LOW)	5.0	1.5	6.0	9.5	1.5	10.0		
t _{PLH}	Propagation Delay	3.3	3.0	9.5	15.0	2.5	16.5		
	CP to TC	5.0	2.0	7.0	10.5	1.5	11.5	ns	
t _{PHL}	Propagation Delay	3.3	3.5	11.0	14.0	2.5	15.5		
	CP to TC	5.0	2.0	8.0	11.0	2.0	11.5	ns	
t _{PLH}	Propagation Delay	3.3	2.0	7.5	9.5	9.5 1.5 11.0			
	CET to TC	5.0	1.5	5.5	6.5	1.0	7.5	ns	
t _{PHL}	Propagation Delay	3.3	2.5	8.5	11.0	2.0	12.5		
	CET to TC	5.0	2.0	6.0	8.5	1.5	9.5	ns	

Voltage Range 5.0 is 5.0V ±0.5V

www.fairchildsemi.com

5


		V _{cc}	T _A = -	+25°C	$\textbf{T}_{\textbf{A}}=-\textbf{40}^{\circ}\textbf{C} \text{ to }+\textbf{85}^{\circ}\textbf{C}$		
Symbol	Parameter	(V)	C _L =	50 pF	$C_L = 50 \ pF$	Unit	
		(Note 8)	Тур	Guara	inteed Minimum		
ts	Setup Time, HIGH or LOW	3.3	5.5	13.5	16.0		
	P _n to CP	5.0	4.0	8.5	10.5	ns	
t _H	Hold Time, HIGH or LOW	3.3	-7.0	-1.0	-0.5	ns	
	P _n to CP	5.0	-5.0	0	0		
t _S	Setup Time, HIGH or LOW	3.3	5.5	14.0	16.5		
	SR to CP	5.0	4.0	9.5	11.0	ns	
t _H	Hold Time, HIGH or LOW	3.3	-7.5	-1.0	-0.5	ns	
	SR to CP	5.0	-5.5	-0.5	0	ns	
t _S	Setup Time, HIGH or LOW	3.3	5.5	11.5	14.0	ns	
	PE to CP	5.0	4.0	7.5	8.5		
t _H	Hold Time, HIGH or LOW	3.3	-7.5	-1.0 🧹	-0.5		
	PE to CP	5.0	-5.0	-0.5	0	ns	
t _S	Setup Time, HIGH or LOW	3.3	3.5	6.0	7.0		
	CEP or CET to CP	5.0	2.5	4.5	5.0	ns	
t _H	Hold Time, HIGH or LOW	3.3	-4.5	0	0		
	CEP or CET to CP	5.0	-3.0	0	0.5	ns	
t _W	Clock Pulse Width (Load)	3.3	3.0	3.5	4.0		
	HIGH or LOW	5.0	2.0	2.5	3.0	ns	
t _W	Clock Pulse Width (Count)	3.3	3.0	4.0	4.5	<i></i>	
	HIGH or LOW	5.0	2.0	3.0	3.5	ns	


Note 8: Voltage Range 3.3 is 3.3V ± 0.3V Voltage Range 5.0 is 5.0V ± 0.5V AC Electrical Characteristics for ACT

		V _{cc}		$T_A = +25^{\circ}C$		T _A = -40°	Units	
Symbol	Parameter	(V)		$\textbf{C}_{\textbf{L}} = \textbf{50} ~ \textbf{pF}$		$C_L = 50 \ pF$		
		(Note 9)	Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	5.0	120	140		105		MHz
t _{PLH}	Propagation Delay, CP to Q _n (PE Input HIGH or LOW)	5.0	1.5	5.5	10.0	1.5	11.0	ns
t _{PHL}	Propagation Delay, CP to Q _n (PE Input HIGH or LOW)	5.0	1.5	6.0	11.0	1.5	12.0	ns
t _{PLH}	Propagation Delay CP to TC	5.0	2.5	7.0	11.5	2.0	13.5	ns
t _{PHL}	Propagation Delay CP to TC	5.0	3.0	8.0	13.5	2.0	15.0	ns
t _{PLH}	Propagation Delay CET to TC	5.0	2.0	5.5	9.0	1.5	10.5	ns
t _{PHL}	Propagation Delay CET to TC	5.0	2.0	6.0	10.0	2.0	11.0	ns


		V _{cc}		$T_A = +$	+25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	
Symbol	Parameter	(V)		C _L = {	50 pF		$C_L = 50 \text{ pF}$	Units
		(Note 10)	Ту	р	G	uarant	eed Minimum	
t _S	Setup Time, HIGH or LOW	5.0	4.0	0	10.0		12.0	ns
	P _n to CP			-			-	
t _H	Hold Time, HIGH or LOW	5.0	-5.	0	0.5		0.5	ns
	P _n to CP	5.0	-5.	0	0.5		0.5	115
t _S	Setup Time, HIGH or LOW	5.0		,	10.0		44 E	
	SR to CP	5.0	4.0		10.0		11.5	ns
t _H	Hold Time, HIGH or LOW			_				
	SR to CP	5.0	-5.5		-0.5		-0.5	ns
t _S	Setup Time, HIGH or LOW		4.0					
	PE to CP	5.0	4.0)	8.5		10.5	ns
t _H	Hold Time, HIGH or LOW						S	
	PE to CP	5.0	-5.	5	-0.5	1	0	ns
ts	Setup Time, HIGH or LOW				5.5	4	~	
	CEP or CET to CP	5.0	2.5		5.5		6.5	ns
t _H	Hold Time, HIGH or LOW		-3.0		0			ns
	CEP or CET to CP	5.0					0.5	
t _W	Clock Pulse Width (Load)		2.0		3.5			
	HIGH or LOW	5.0					3.5	ns
t _W	Clock Pulse Width							
	(Count) HIGH or LOW	5.0	2.0)	3.5		3.5	ns
Note 10: Volta	ge Range 5.0 is 5.0V ± 0.5V				•		1	
Capaci	tance							
Symbo	I Parameter	T	/p	U	Inits		Conditions	
C _{IN}	Input Capacitance	4	.5		pF	V _{CC} =	OPEN	
C _{PD}	Power Dissipation Capacitance	45	5.0		pF	V _{CC} =		


74AC163 • 74ACT163





74AC163 • 74ACT163





74AC163 • 74ACT163 Synchronous Presettable Binary Counter