National Semiconductor

# ADC0808/ADC0809 8-Bit µP Compatible A/D Converters with 8-Channel **Multiplexer**

#### **General Description**

The ADC0808, ADC0809 data acquisition component is a monolithic CMOS device with an 8-bit analog-to-digital converter, 8-channel multiplexer and microprocessor compatible control logic. The 8-bit A/D converter uses successive approximation as the conversion technique. The converter features a high impedance chopper stabilized comparator, a 256R voltage divider with analog switch tree and a successive approximation register. The 8-channel multiplexer can directly access any of 8-single-ended analog signals.

The device eliminates the need for external zero and full-scale adjustments. Easy interfacing to microprocessors is provided by the latched and decoded multiplexer address inputs and latched TTL TRI-STATE® outputs.

The design of the ADC0808, ADC0809 has been optimized by incorporating the most desirable aspects of several A/D conversion techniques. The ADC0808, ADC0809 offers high speed, high accuracy, minimal temperature dependence, excellent long-term accuracy and repeatability, and consumes minimal power. These features make this device ideally suited to applications from process and machine control to consumer and automotive applications. For 16-channel mul-tiplexer with common output (sample/hold port) see ADC0816 data sheet. (See AN-247 for more information.)

#### Features

- Easy interface to all microprocessors
- Operates ratiometrically or with 5 V<sub>DC</sub> or analog span adjusted voltage reference
- No zero or full-scale adjust required
- 8-channel multiplexer with address logic
- 0V to 5V input range with single 5V power supply
- Outputs meet TTL voltage level specifications
- Standard hermetic or molded 28-pin DIP package
- 28-pin molded chip carrier package
- ADC0808 equivalent to MM74C949
- ADC0809 equivalent to MM74C949-1

# **Key Specifications**

- Resolution
- Total Unadjusted Error Single Supply
- Low Power

RESISTOR LADDE

See Ordering Information


OUTPU

- Conversion Time

END OF CONVERSION (INTERRUPT)

BIT OUTPUTS

DS005672-



AUDRESS LATCH AND DECODEP



8 Bits

5 V<sub>DC</sub> 15 mW

100 µs

±1/2 LSB and ±1 LSB


October 1999

TRI-STATE® is a registered trademark of National Semiconductor Corp DS005672

© 1999 National Semiconductor Corporation

3-BIT ADDRESS

ADDRESS LATCH ENABLE



2

# Absolute Maximum Ratings (Notes 2, 1)

If Military/Aerospace specified devices are required, Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> ) (Note 3)	6.5V
Voltage at Any Pin	-0.3V to (V <sub>CC</sub> +0.3V)
Except Control Inputs	
Voltage at Control Inputs	-0.3V to +15V
(START, OE, CLOCK, ALE, ADD A	, ADD B, ADD C)
Storage Temperature Range	-65°C to +150°C
Package Dissipation at T <sub>A</sub> =25°C	875 mW
Lead Temp. (Soldering, 10 seconds)	
Dual-In-Line Package (plastic)	260°C

Dual-In-Line Package (ceramic)	300°C	
Molded Chip Carrier Package		
Vapor Phase (60 seconds)	215°C	
Infrared (15 seconds)	220°C	
ESD Susceptibility (Note 8)	400V	

# **Operating Conditions** (Notes 1, 2)

 $\mathsf{T}_{\mathsf{MIN}}{\leq}\mathsf{T}_{\mathsf{A}}{\leq}\mathsf{T}_{\mathsf{MAX}}$ Temperature Range (Note 1) ADC0808CCN, ADC0809CCN -40°C≤T<sub>A</sub>≤+85°C ADC0808CCV, ADC0809CCV  $-40^{\circ}C \leq T_A \leq +85^{\circ}C$ Range of V<sub>CC</sub> (Note 1) 4.5  $V_{\text{DC}}$  to 6.0  $V_{\text{DC}}$ 

# **Electrical Characteristics**

 $\textbf{Converter Specifications: } V_{CC} = 5 \ V_{DC} = V_{REF+}, \ V_{REF(-)} = GND, \ T_{MIN} \leq T_A \leq T_{MAX} \ \text{and} \ f_{CLK} = 640 \ \text{kHz} \ \text{unless otherwise stated}.$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	ADC0808			A		
	Total Unadjusted Error	25°C	. A	705	±1/2	LSB
	(Note 5)	T <sub>MIN</sub> to T <sub>MAX</sub>	2. 23		<b>±</b> 3⁄4	LSB
	ADC0809	n.	X. Y	<b>C</b> .		
	Total Unadjusted Error	0°C to 70°C 🛛 🐢 🏹			±1	LSB
	(Note 5)	T <sub>MIN</sub> to T <sub>MAX</sub>			±1¼	LSB
	Input Resistance	From Ref(+) to Ref(-)	1.0	2.5		kΩ
	Analog Input Voltage Range	(Note 4) V(+) or V(-)	GND-0.10		V <sub>CC</sub> +0.10	V <sub>DC</sub>
V <sub>REF(+)</sub>	Voltage, Top of Ladder	Measured at Ref(+)		V <sub>cc</sub>	V <sub>cc</sub> +0.1	V
$V_{\text{REF}(+)} + V_{\text{REF}(-)}$	Voltage, Center of Ladder		V <sub>CC</sub> /2-0.1	V <sub>CC</sub> /2	V <sub>CC</sub> /2+0.1	V
2						
V <sub>REF(-)</sub>	Voltage, Bottom of Ladder	Measured at Ref(-)	-0.1	0		V
I <sub>IN</sub>	Comparator Input Current	f <sub>c</sub> =640 kHz, (Note 6)	-2	±0.5	2	μA

#### **Electrical Characteristics**

Digital Levels and DC Specifications: ADC0808CCN, ADC0808CCV, ADC0809CCN and ADC0809CCV,  $4.75 \le V_{CC} \le 5.25V$ ,  $-40^{\circ}C \le T_{A} \le +85^{\circ}C$  unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ANALOG MU	ILTIPLEXER					
I <sub>OFF(+)</sub>	OFF Channel Leakage Current	V <sub>CC</sub> =5V, V <sub>IN</sub> =5V,				
		T <sub>A</sub> =25°C		10	200	nA
		T <sub>MIN</sub> to T <sub>MAX</sub>			1.0	μA
OFF(-)	OFF Channel Leakage Current	V <sub>CC</sub> =5V, V <sub>IN</sub> =0,				
		T <sub>A</sub> =25°C	-200	-10		nA
		T <sub>MIN</sub> to T <sub>MAX</sub>	-1.0			μA
CONTROL IN	IPUTS					
V <sub>IN(1)</sub>	Logical "1" Input Voltage		V <sub>CC</sub> -1.5			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage				1.5	V
IN(1)	Logical "1" Input Current	V <sub>IN</sub> =15V			1.0	μA
	(The Control Inputs)					
IN(0)	Logical "0" Input Current	V <sub>IN</sub> =0	-1.0			μA
	(The Control Inputs)					
	Supply Current	f <sub>CLK</sub> =640 kHz		0.3	3.0	mA

# ADC0808/ADC0809

# 8/ADC0809

# Electrical Characteristics (Continued)

Digital Levels and DC Specifications: ADC0808CCN, ADC0808CCV, ADC0809CCN and ADC0809CCV, 4.75≤V<sub>CC</sub>≤5.25V, -40°C≤T<sub>A</sub>≤+85°C unless otherwise noted

c	∍
C	0
c	∍
Ć	د
٢	ב
<	1

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
DATA OUTPU	DATA OUTPUTS AND EOC (INTERRUPT)						
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 4.75V$ $I_{OUT} = -360\mu A$ $I_{OUT} = -10\mu A$		2.4 4.5		V(min) V(min)	
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	I <sub>O</sub> =1.6 mA			0.45	V	
V <sub>OUT(0)</sub>	Logical "0" Output Voltage EOC	I <sub>O</sub> =1.2 mA			0.45	V	
I <sub>OUT</sub>	TRI-STATE Output Current	V <sub>O</sub> =5V			3	μΑ	
		V <sub>O</sub> =0	-3			μΑ	

#### **Electrical Characteristics**

Timing Specifications V<sub>CC</sub>=V<sub>REF(+)</sub>=5V, V<sub>REF(-)</sub>=GND, t<sub>r</sub>=t<sub>f</sub>=20 ns and T<sub>A</sub>=25°C unless otherwise noted.

Symbol	Parameter	Conditions	MIn	Тур	Max	Units
t <sub>ws</sub>	Minimum Start Pulse Width	(Figure 5)	3	100	200	ns
t <sub>WALE</sub>	Minimum ALE Pulse Width	(Figure 5)	D.	100	200	ns
t <sub>s</sub>	Minimum Address Set-Up Time	(Figure 5)	-	25	50	ns
t <sub>H</sub>	Minimum Address Hold Time	(Figure 5)	277	25	50	ns
t <sub>D</sub>	Analog MUX Delay Time	$R_s=0\Omega$ (Figure 5)		1	2.5	μs
	From ALE					
t <sub>H1</sub> , t <sub>H0</sub>	OE Control to Q Logic State	C <sub>L</sub> =50 pF, R <sub>L</sub> =10k ( <i>Figure 8</i> )		125	250	ns
t <sub>1H</sub> , t <sub>OH</sub>	OE Control to Hi-Z	C <sub>L</sub> =10 pF, R <sub>L</sub> =10k ( <i>Figure 8</i> )		125	250	ns
t <sub>c</sub>	Conversion Time	f <sub>c</sub> =640 kHz, ( <i>Figure 5</i> ) (Note 7)	90	100	116	μs
f <sub>c</sub>	Clock Frequency		10	640	1280	kHz
t <sub>EOC</sub>	EOC Delay Time	(Figure 5)	0		8+2 µS	Clock
						Periods
CIN	Input Capacitance	At Control Inputs		10	15	pF
C <sub>OUT</sub>	TRI-STATE Output	At TRI-STATE Outputs		10	15	pF
	Capacitance					

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions

Note 2: All voltages are measured with respect to GND, unless othewise specified.

Note 3: A zener diode exists, internally, from V<sub>CC</sub> to GND and has a typical breakdown voltage of 7 V<sub>DC</sub>.

Note 4: Two on-chip diodes are tied to each analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the  $V_{CC}$ n supply. The spec allows 100 mV forward bias of either diode. This means that as long as the analog  $V_{IN}$  does not exceed the supply voltage by more than 100 mV, the output code will be correct. To achieve an absolute  $0V_{DC}$  to  $5V_{DC}$  input voltage range will therefore require a minimum supply voltage of 4.900  $V_{DC}$ over temperature variations, initial tolerance and loading.

Note 5: Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors. See Figure 3. None of these A/Ds requires a zero or full-scale adjust. How-ever, if an all zero code is desired for an analog input other than 0.0V, or if a narrow full-scale span exists (for example: 0.5V to 4.5V full-scale) the reference voltages can be adjusted to achieve this. See Figure 13.

Note 6: Comparator input current is a bias current into or out of the chopper stabilized comparator. The bias current varies directly with clock frequency and has little temperature dependence (Figure 6). See paragraph 4.0.

Note 7: The outputs of the data register are updated one clock cycle before the rising edge of EOC.

Note 8: Human body model, 100 pF discharged through a 1.5  $k\Omega$  resistor.

## **Functional Description**

**Multiplexer.** The device contains an 8-channel single-ended analog signal multiplexer. A particular input channel is selected by using the address decoder. *Table 1* shows the input states for the address lines to select any channel. The address is latched into the decoder on the low-to-high transition of the address latch enable signal.

TABLE 1.					
SELECTED	ADDRESS LINE				
ANALOG	C B A				
CHANNEL					
INO	L	L	L		
IN1	L	L	н		
IN2	L	н	L		
IN3	L	н	н		
IN4	н	L	L		
IN5	н	L	н		
IN6	н	н	L		
IN7	н	н	н		

#### CONVERTER CHARACTERISTICS

#### The Converter

The heart of this single chip data acquisition system is its 8-bit analog-to-digital converter. The converter is designed to give fast, accurate, and repeatable conversions over a wide range of temperatures. The converter is partitioned into 3 major sections: the 256R ladder network, the successive approximation register, and the comparator. The converter's digital outputs are positive true.


The 256R ladder network approach (*Figure 1*) was chosen over the conventional R/2R ladder because of its inherent monotonicity, which guarantees no missing digital codes. Monotonicity is particularly important in closed loop feedback control systems. A non-monotonic relationship can cause oscillations that will be catastrophic for the system. Additionally, the 256R network does not cause load variations on the reference voltage.

The bottom resistor and the top resistor of the ladder network in *Figure 1* are not the same value as the remainder of the network. The difference in these resistors causes the output characteristic to be symmetrical with the zero and full-scale points of the transfer curve. The first output transition occurs when the analog signal has reached +1/2 LSB and succeeding output transitions occur every 1 LSB later up to full-scale.


The successive approximation register (SAR) performs 8 iterations to approximate the input voltage. For any SAR type converter, n-iterations are required for an n-bit converter. *Figure 2* shows a typical example of a 3-bit converter. In the ADC0808, ADC0809, the approximation technique is extended to 8 bits using the 256R network.


The A/D converter's successive approximation register (SAR) is reset on the positive edge of the start conversion (SC) pulse. The conversion is begun on the falling edge of the start conversion pulse. A conversion in process will be interrupted by receipt of a new start conversion pulse. Continuous conversion may be accomplished by tying the end-of-conversion (EOC) output to the SC input. If used in this mode, an external start conversion pulse should be applied after power up. End-of-conversion will go low between 0 and 8 clock pulses after the rising edge of start conversion. The most important section of the A/D converter is the comparator. It is this section which is responsible for the ultimate accuracy of the entire converter. It is also the comparator drift which has the greatest influence on the repeatability of the device. A chopper-stabilized comparator provides the most effective method of satisfying all the converter requirements.

The chopper-stabilized comparator converts the DC input signal into an AC signal. This signal is then fed through a high gain AC amplifier and has the DC level restored. This technique limits the drift component of the amplifier since the drift is a DC component which is not passed by the AC amplifier. This makes the entire A/D converter extremely insensitive to temperature, long term drift and input offset errors. *Figure 4* shows a typical error curve for the ADC0808 as measured using the procedures outlined in AN-179.



6





8

#### Applications Information (Continued)


tem reference must be used which relates the full-scale voltage to the standard volt. For example, if  $V_{CC}=V_{REF}=5.12V$ , then the full-scale range is divided into 256 standard steps. The smallest standard step is 1 LSB which is then 20 mV.

#### 2.0 RESISTOR LADDER LIMITATIONS

The voltages from the resistor ladder are compared to the selected into 8 times in a conversion. These voltages are coupled to the comparator via an analog switch tree which is referenced to the supply. The voltages at the top, center and bottom of the ladder must be controlled to maintain proper operation.


The top of the ladder, Ref(+), should not be more positive than the supply, and the bottom of the ladder, Ref(-), should not be more negative than ground. The center of the ladder voltage must also be near the center of the supply because the analog switch tree changes from N-channel switches to P-channel switches. These limitations are automatically satisfied in ratiometric systems and can be easily met in ground referenced systems.


*Figure 10* shows a ground referenced system with a separate supply and reference. In this system, the supply must be trimmed to match the reference voltage. For instance, if a 5.12V is used, the supply should be adjusted to the same voltage within 0.1V.



The ADC0808 needs less than a milliamp of supply current so developing the supply from the reference is readily accomplished. In *Figure 11* a ground referenced system is shown which generates the supply from the reference. The buffer shown can be an op amp of sufficient drive to supply the milliamp of supply current and the desired bus drive, or if a capacitive bus is driven by the outputs a large capacitor will supply the transient supply current as seen in *Figure 12*. The LM301 is overcompensated to insure stability when loaded by the 10  $\mu$ F output capacitor.

The top and bottom ladder voltages cannot exceed V<sub>CC</sub> and ground, respectively, but they can be symmetrically less than V<sub>CC</sub> and greater than ground. The center of the ladder voltage should always be near the center of the supply. The sensitivity of the converter can be increased, (i.e., size of the LSB steps decreased) by using a symmetrical reference system. In *Figure 13*, a 2.5V reference is symmetrically centered about V<sub>CC</sub>/2 since the same current flows in identical resistors. This system with a 2.5V reference allows the LSB bit to be half the size of a 5V reference system.








# Applications Information (Continued)

#### 4.0 ANALOG COMPARATOR INPUTS

The dynamic comparator input current is caused by the periodic switching of on-chip stray capacitances. These are connected alternately to the output of the resistor ladder/ switch tree network and to the comparator input as part of the operation of the chopper stabilized comparator.

The average value of the comparator input current varies directly with clock frequency and with  $\rm V_{\rm IN}$  as shown in Figure 6.



If no filter capacitors are used at the analog inputs and the signal source impedances are low, the comparator input cur-

rent should not introduce converter errors, as the transient created by the capacitance discharge will die out before the

If input filter capacitors are desired for noise reduction and

signal conditioning they will tend to average out the dynamic

comparator input current. It will then take on the characteristics of a DC bias current whose effect can be predicted con-


comparator output is strobed.

ventionally.

#### \*Address latches needed for 8085 and SC/MP interfacing the ADC0808 to a microprocessor

	TABLE 2. Microprocessor interface fable				
PROCESSOR	READ	WRITE	INTERRUPT (COMMENT)		
8080	MEMR	MEMW	INTR (Thru RST Circuit)		
8085	RD	WR	INTR (Thru RST Circuit)		
Z-80	RD	WR	INT (Thru RST Circuit, Mode 0)		
SC/MP	NRDS	NWDS	SA (Thru Sense A)		
6800	VMA∙φ2∙R/W	VMA∙∳• <del>R/W</del>	IRQA or IRQB (Thru PIA)		

TABLE 2 Microprocessor Interface Table





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications