

Function General Description

The ADC08031/ADC08032/ADC08034/ADC08038 are 8-bit successive approximation A/D converters with serial I/O and configurable input multiplexers with up to 8 channels. The serial I/O is configured to comply with the NSC MICROW-IRE™ serial data exchange standard for easy interface to the COPS™ family of controllers, and can easily interface with standard shift registers or microprocessors.

The ADC08034 and ADC08038 provide a 2.6V band-gap derived reference. For devices offering guaranteed voltage reference performance over temperature see ADC08131, ADC08134 and ADC08138.

A track/hold function allows the analog voltage at the positive input to vary during the actual A/D conversion.

The analog inputs can be configured to operate in various combinations of single-ended, differential. or pseudo-differential modes. In addition, input voltage spans as small as 1V can be accommodated

Applications

- Digitizing automotive sensors
- Process control monitoring
- Remote sensing in noisy environments
- Instrumentation

Ordering Information

Industrial (–40°C \leq T _A \leq +85°C)	Package
ADC08031CIN	N08E
ADC08031CIWM, ADC08034CIWM	M14B
ADC08038CIWM	M20B

TRI-STATE[®] is a registered trademark of National Semiconductor Corporation. COPS[™] microcontrollers and MICROWIRE[™] are trademarks of National Semiconductor Corporation

June 1999

Test systems

Embedded diagnostics

Features

- Serial digital data link requires few I/O pins
- Analog input track/hold function
- 2-, 4-, or 8-channel input multiplexer options with address logic
- 0V to 5V analog input range with single 5V power supply
- No zero or full scale adjustment required
- TTL/CMOS input/output compatible
 On chip 2.6V band-gap reference
- 0.3" standard width 8-, 14-, or 20-pin DIP package
- 14-, 20-pin small-outline packages

Key Specifications


Resolution

- Conversion time (f_C= 1 MHz)
- Power dissipation
- Single supply
- $5V_{DC}$ (±5%) Total unadjusted error ±1/2 LSB and ±1LSB
- No missing codes over temperature

8 bits

8µs (max)

20mW (max)



Absolute Maximum Ratings (Notes 1, 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

6.5V
-0.3V to V _{CC} + 0.3V
±5 mA
±20 mA
800 mW
1500V
260°C 215°C 220°C

Storage Temperature

–65°C to +150°C

Operating Ratings (Notes 2, 3)

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
ADC08031CIN,	$-40^{\circ}C \le T_A \le +85^{\circ}C$
ADC08031CIWM,	
ADC08034CIWM, ADC08038CIWM	
Supply Voltage (V _{CC})	4.5 V_{DC} to 6.3 V_{DC}

Electrical Characteristics

The following specifications apply for $V_{CC} = V_{REF} = +5 V_{DC}$, and $f_{CLK} = 1$ MHz unless otherwise specified. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$.

Symbol	Parameter	Conditions	ADC08031, / ADC	Units (Limits)		
Gymbol	i arameter	Conditions	Typical (Note 8)	Limits (Note 9)	Units (Linita	
CONVERTE	ER AND MULTIPLEXER CHARAC	TERISTICS	Sec. 1			
	Total Unadjusted Error	(Note 10)	-0'			
	BIN, BIWM			±1/2	LSB (max)	
	CIN, CIWM			±1	LSB (max)	
	Differential			8	Bits (min)	
	Linearity					
R _{REF}	Reference Input Resistance		3.5		kΩ	
				1.3	kΩ (min)	
				6.0	kΩ (max)	
V _{IN}	Analog Input Voltage	(Note 11)		(V _{cc} + 0.05)	V (max)	
				(GND – 0.05)	V (min)	
	DC Common-Mode Error			±1/4	LSB (max)	
	Power Supply Sensitivity	$V_{\rm CC} = 5V \pm 5\%$,		±1/4	LSB (max)	
		V _{REF} = 4.75V				
	On Channel Leakage	On Channel = 5V,		0.2	μA (max)	
	Current (Note 12)	Off Channel = 0V		1		
		On Channel = 0V,		-0.2	μA (max)	
		Off Channel = 5V		-1		
	Off Channel Leakage	On Channel = 5V,		-0.2	μA (max)	
	Current (Note 12)	Off Channel = 0V		-1		
		On Channel = 0V,		0.2	μA (max)	
		Off Channel = 5V		1		
DIGITAL A	ND DC CHARACTERISTICS					
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 5.25V		2.0	V (min)	
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 4.75V		0.8	V (max)	
I _{IN(1)}	Logical "1" Input Current	V _{IN} = 5.0V		1	μA (max)	
I _{IN(0)}	Logical "0" Input Current	$V_{IN} = 0V$		-1	μA (max)	
V _{OUT(1)}	Logical "1" Output Voltage	V _{CC} = 4.75V:				
		I _{OUT} = -360 μA		2.4	V (min)	
		I _{OUT} = -10 μA		4.5	V (min)	

			ADC08031,	ADC08031, ADC08034 and ADC08038				
Symbol	Parameter	Conditions	Typical (Note 8)	Limits (Note 9)	Units (Limits)		
DIGITAL A	ND DC CHARACTERISTICS			1	1			
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 4.75V$ $I_{OUT} = 1.6 \text{ mA}$		0.	4	V (max)		
I _{OUT}	TRI-STATE® Output Current	$V_{OUT} = 0V$		-3	.0	µA (max)		
		$V_{OUT} = 5V$		3.	0	μA (max)		
ISOURCE	Output Source Current	$V_{OUT} = 0V$		-6	.5	mA (min)		
I _{SINK}	Output Sink Current	$V_{OUT} = V_{CC}$		8.	0	mA (min)		
I _{cc}	Supply Current ADC08031, ADC08034, and ADC08038	CS = HIGH		3.	0	mA (max)		
REFEREN	CE CHARACTERISTICS		3					
V _{REF} OUT	Nominal Reference Output	V _{REF} OUT Option Available Only on ADC08034 and ADC08038	2.6	n		V		
	ical Characteristics ing specifications apply for $V_{CC} = V_{RI}$ $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other time Parameter		.0.		cified. Bold	Iface limits		
The follow apply for Symbol	ing specifications apply for $V_{OC} = V_{RI}$ $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other lim Parameter		$t_f = 20$ ns unless ot	herwise spe Typical (Note 8)		Units (Limits)		
The follow apply for	ing specifications apply for $V_{CC} = V_{RI}$ T _A = T _J = T _{MIN} to T _{MAX} ; all other lim		$t_f = 20$ ns unless ot	herwise spe	Limits	Units		
The follow apply for Symbol	ing specifications apply for $V_{OC} = V_{RI}$ $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other lim Parameter		$t_f = 20$ ns unless ot	herwise spe Typical (Note 8)	Limits (Note 9)	Units (Limits) kHz (min)		
The follow apply for Symbol	ing specifications apply for $V_{OC} = V_{R}$ $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other lim Parameter Clock Frequency		$t_f = 20$ ns unless ot	herwise spe Typical (Note 8)	Limits (Note 9)	Units (Limits) kHz (min) MHz (max		
The follow apply for Symbol	ing specifications apply for $V_{OC} = V_{R}$ $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other lim Parameter Clock Frequency Clock Duty Cycle		$t_f = 20$ ns unless ot	herwise spe Typical (Note 8)	Limits (Note 9) 1 40	Units (Limits) kHz (min) MHz (max) % (min) % (max)		
The follow apply for Symbol	ing specifications apply for $V_{CC} = V_{RI}$ $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other lim Parameter Clock Frequency Clock Duty Cycle (Note 13)	Conc	$t_f = 20$ ns unless ot	herwise spe Typical (Note 8)	Limits (Note 9) 1 40 60	Units (Limits) kHz (min) MHz (max) % (min) % (max)		
The follow apply for Symbol	ing specifications apply for $V_{CC} = V_{R}$ $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other lim Parameter Clock Frequency Clock Duty Cycle (Note 13) Conversion Time (Not Including	Conc	$t_f = 20$ ns unless ot	herwise spe Typical (Note 8)	Limits (Note 9) 1 40 60 8	Units (Limits) kHz (min) MHz (max % (min) % (max) 1/f _{CLK} (max) µs (max)		
The follow apply for Symbol CLK C	ing specifications apply for $V_{CC} = V_{R}$ $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other lim Parameter Clock Frequency Clock Duty Cycle (Note 13) Conversion Time (Not Including MUX Addressing Time)	Conc	$t_f = 20$ ns unless ot	herwise spe Typical (Note 8)	Limits (Note 9) 1 40 60 8 8 8	Units (Limits) kHz (min) MHz (max % (min) % (max) 1/f _{CLK} (max) µs (max)		
The follow apply for Symbol CLK C C CA SELECT	ing specifications apply for $V_{CC} = V_{R}$ $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other lim Parameter Clock Frequency Clock Duty Cycle (Note 13) Conversion Time (Not Including MUX Addressing Time) Acquisition Time	Conc	$t_f = 20$ ns unless ot	herwise spe Typical (Note 8) 10	Limits (Note 9) 1 40 60 8 8 8	Units (Limits) kHz (min) MHz (max) % (min) % (max) 1/f _{CLK} (max) 1/f _{CLK} (max)		
The follow apply for Symbol	ing specifications apply for $V_{CC} = V_{R}$ $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other lim Parameter Clock Frequency Clock Duty Cycle (Note 13) Conversion Time (Not Including MUX Addressing Time) Acquisition Time CLK High while \overline{CS} is High \overline{CS} Falling Edge or Data Input	Conc	$t_f = 20$ ns unless ot	herwise spe Typical (Note 8) 10	Limits (Note 9) 1 40 60 8 8 8 1⁄2	Units (Limits) kHz (min) MHz (max) % (min) % (max) 1/f _{CLK} (max) µs (max) 1/f _{CLK} (max)		
The follow apply for Symbol CLK C C C SELECT SELECT SET-UP	ing specifications apply for $V_{CC} = V_{R}$ $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other lim Parameter Clock Frequency Clock Duty Cycle (Note 13) Conversion Time (Not Including MUX Addressing Time) Acquisition Time CLK High while \overline{CS} is High \overline{CS} Falling Edge or Data Input Valid to CLK Rising Edge Data Input Valid after CLK	Conc	$t_f = 20$ ns unless ot	herwise spe Typical (Note 8) 10	Limits (Note 9) 1 40 60 8 8 8 ½ 1⁄2 25	Units (Limits) kHz (min) MHz (max) % (min) % (max) 1/f _{CLK} (max) 1/f _{CLK} (max) 1/f _{CLK} (max) ns ns (min)		
The follow apply for Symbol CLK C C SELECT SET-UP HOLD	ing specifications apply for $V_{CC} = V_{R}$ $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other lim Parameter Clock Frequency Clock Duty Cycle (Note 13) Conversion Time (Not Including MUX Addressing Time) Acquisition Time CLK High while \overline{CS} is High \overline{CS} Falling Edge or Data Input Valid to CLK Rising Edge Data Input Valid after CLK Rising Edge	Сопс	itions	herwise spe Typical (Note 8) 10	Limits (Note 9) 1 40 60 8 8 8 ½ 1⁄2 25	Units (Limits) kHz (min) MHz (max) % (min) % (max) 1/f _{CLK} (max) 1/f _{CLK} (max) 1/f _{CLK} (max) ns ns (min)		
The follow apply for Symbol CLK C C SELECT SET-UP HOLD	ing specifications apply for $V_{CC} = V_{R}$ $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other lim Parameter Clock Frequency Clock Duty Cycle (Note 13) Conversion Time (Not Including MUX Addressing Time) Acquisition Time CLK High while \overline{CS} is High \overline{CS} Falling Edge or Data Input Valid to CLK Rising Edge Data Input Valid after CLK Rising Edge CLK Falling Edge to Output	Сопс f _{CLK} = 1 MHz C _L = 100 рF:	t e 20 ns unless ot	herwise spe Typical (Note 8) 10	Limits (Note 9) 1 40 60 8 8 8 1/2 25 20	Units (Limits) kHz (min) MHz (max) % (min) % (max) 1/f _{CLK} (max) 1/f _{CLK} (max) 1/f _{CLK} (max) ns (max) 1/f _{CLK} (max) ns (min) ns (min)		
The follow apply for Symbol CLK C C SELECT SET-UP HOLD	ing specifications apply for $V_{CC} = V_{R}$ $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other lim Parameter Clock Frequency Clock Duty Cycle (Note 13) Conversion Time (Not Including MUX Addressing Time) Acquisition Time CLK High while \overline{CS} is High \overline{CS} Falling Edge or Data Input Valid to CLK Rising Edge Data Input Valid after CLK Rising Edge CLK Falling Edge to Output Data Valid (Note 14) TRI-STATE Delay from Rising Edge	Сопс f _{CLK} = 1 MHz	t	herwise spe Typical (Note 8) 10	Limits (Note 9) 1 40 60 8 8 8 1/2 25 20 250	Units (Limits) kHz (min) MHz (max) % (min) % (max) 1/f _{CLK} (max) 1/f _{CLK} (max) 1/f _{CLK} (max) ns (max) 1/f _{CLK} (max) ns (max) ns (min) ns (min) ns (min) ns (min)		
The follow apply for Symbol CLK C C C C C C C C C C C C C C C C C C	ing specifications apply for $V_{CC} = V_{R}$ $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other lim Parameter Clock Frequency Clock Duty Cycle (Note 13) Conversion Time (Not Including MUX Addressing Time) Acquisition Time CLK High while \overline{CS} is High \overline{CS} Falling Edge or Data Input Valid to CLK Rising Edge Data Input Valid after CLK Rising Edge CLK Falling Edge to Output Data Valid (Note 14)	Conc $f_{CLK} = 1 \text{ MHz}$ $f_{CLK} = 1 \text{ MHz}$ $C_L = 100 \text{ pF:}$ Data MSB First Data LSB First $C_L = 10 \text{ pF, } R_L$	t	herwise specific and the specific and th	Limits (Note 9) 1 40 60 8 8 8 1/2 25 20 250	Units (Limits) kHz (min) MHz (max) % (min) % (max) 1/f _{CLK} (max) µs (max) 1/f _{CLK} (max) ns ns (min) ns (min) ns (min) ns (min) ns (max) ns (max) ns (max) ns (max)		
The follow apply for Symbol CLK C C C C C C C C C C C C C C C C C C	ing specifications apply for $V_{CC} = V_{R}$ $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other lim Parameter Clock Frequency Clock Duty Cycle (Note 13) Conversion Time (Not Including MUX Addressing Time) Acquisition Time CLK High while \overline{CS} is High \overline{CS} Falling Edge or Data Input Valid to CLK Rising Edge Data Input Valid after CLK Rising Edge CLK Falling Edge to Output Data Valid (Note 14) TRI-STATE Delay from Rising Edge	Conc $f_{CLK} = 1 \text{ MHz}$ $f_{CLK} = 1 \text{ MHz}$ $C_L = 100 \text{ pF:}$ Data MSB First Data LSB First $C_L = 10 \text{ pF, } R_L$	t = 20 ns unless ot litions	herwise specific and the specific and th	Limits (Note 9) 1 40 60 8 8 8 1/2 25 20 250	Units (Limits) kHz (min) MHz (max) % (min) % (max) 1/f _{CLK} (max) µs (max) 1/f _{CLK} (max) ns ns (min) ns (min) ns (min) ns (min) ns (max) ns (max) ns (max) ns (max)		
The follow apply for Symbol SLK C C C C C C C C C C C C C C C C C C C	ing specifications apply for $V_{CC} = V_{R}$ $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other lim Parameter Clock Frequency Clock Duty Cycle (Note 13) Conversion Time (Not Including MUX Addressing Time) Acquisition Time CLK High while \overline{CS} is High \overline{CS} Falling Edge or Data Input Valid to CLK Rising Edge Data Input Valid after CLK Rising Edge CLK Falling Edge to Output Data Valid (Note 14) TRI-STATE Delay from Rising Edge	Conc $f_{CLK} = 1 \text{ MHz}$ $f_{CLK} = 100 \text{ pF:}$ Data MSB First Data LSB First C_L = 10 \text{ pF, R_L} Z	t = 20 ns unless ot litions	herwise specific and the specific and th	Limits (Note 9) 1 40 60 8 8 8 1/2 25 20 20 250 200	Units (Limits) kHz (min) MHz (max % (min) % (max) 1/f _{CLK} (max) 1/f _{CLK} (max) 1/f _{CLK} (max) ns (max) 1/f _{CLK} (max) ns (min) ns (min) ns (min) ns (max) ns (max) ns (max) ns		

Note 3: All voltages are measured with respect to AGND = DGND = 0 V_{DC} , unless otherwise specified.

. .

Electrical Characteristics (Continued)

Note 4: When the input voltage V_{IN} at any pin exceeds the power supplies ($V_{IN} < (AGND \text{ or } DGND)$ or $V_{IN} > V_{CC}$) the current at that pin should be limited to 5 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 5 mA to four pins. Note 5: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_IMAX, 0IA and the ambient temperature, TA. The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For devices with suffixes CIN and CIWM $T_{JMAX} = 125$ °C. The typical thermal resistances (θ_{JA}) of these parts when board mounted follow: ADC08031CIN 120°C/W, ADC08031CIWM 140°C/W, ADC08034 CIWM 140°C/W, ADC08038CIWM suffixes 91°C/W.

Note 6: Human body model, 100 pF capacitor discharged through a 1.5 k $\!\Omega$ resistor.

Note 7: See AN450 "Surface Mounting Methods and Their Effect on Product Reliability" or Linear Data Book section "Surface Mount" for other methods of soldering surface mount devices

Note 8: Typicals are at $T_J = 25^{\circ}C$ and represent the most likely parametric norm.

Note 9: Guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 10: Total unadjusted error includes offset, full-scale, linearity, multiplexer.

Note 11: For $V_{IN(-)} \ge V_{IN(+)}$ the digital code will be 0000 0000. Two on-chip diodes are tied to each analog input (see Block Diagram) which will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than V_{CC} supply. During testing at low V_{CC} levels (e.g., 4.5V), high level analog inputs (e.g., 5V) can cause an input diode to conduct, especially at elevated temperatures, which will cause errors for analog inputs near full-scale. The specially at elevated temperatures, which will cause errors for analog inputs near full-scale. forward bias of either diode; this means that as long as the analog VIN does not exceed the supply voltage by more than 50 mV, the output code will be correct. Exceeding this range on an unselected channel will corrupt the reading of a selected channel. Achievement of an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.


Note 12: Channel leakage current is measured after a single-ended channel is selected and the clock is turned off. For off channel leakage current the following two cases are considered: one, with the selected channel tied high (5 V_{DC}) and the remaining seven off channels tied low (0 V_{DC}), total current flow through the off channels is measured; two, with the selected channel tied low and the off channels tied high, total current flow through the off channels is again measured. The two cases considered for determining on channel leakage current are the same except total current flow through the selected channel is measured.

Note 13: A 40% to 60% duty cycle range insures proper operation at all clock frequencies. In the case that an available clock has a duty cycle outside of these limits the minimum time the clock is high or low must be at least 450 ns. The maximum time the clock can be high or low is 100 µs. Note 14: Since data, MSB first, is the output of the comparator used in the successive approximation loop, an additional delay is built in (see Block Diagram) to allow for comparator response time.


13

G


for comparator response time





Typical Performance Characteristics




6









Functional Description

1.0 MULTIPLEXER ADDRESSING

The design of these converters utilizes a comparator structure with built-in sample-and-hold which provides for a differential analog input to be converted by a successiveapproximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal of the pair indicates which line the converter expects to be the most positive. If the assigned "+" input voltage is less than the "-" input voltage the converter responds with an all zeros output code. A unique input multiplexing scheme has been utilized to provide multiple analog channels with software-configurable single-ended, differential, or pseudo-differential (which will convert the difference between the voltage at any analog input and a common terminal) operation. The analog signal conditioning required in transducer-based data acquisition systems is significantly simplified with this type of input flexibility. One converter package can now handle ground referenced inputs and true differential inputs as well as signals with some arbitrary reference voltage.

A particular input configuration is assigned during the MUX addressing sequence, prior to the start of a conversion. The MUX address selects which of the analog inputs are to be

Functional Description (Continued)

.

enabled and whether this input is single-ended or differential. Differential inputs are restricted to adjacent channel pairs. For example, channel 0 and channel 1 may be selected as a differential pair but channel 0 or 1 cannot act differentially with any other channel. In addition to selecting differential mode the polarity may also be selected. Channel 0 may be selected as the positive input and channel 1 as the negative input or vice versa. This programmability is best illustrated by the MUX addressing codes shown in the following tables for the various product options.

The MUX address is shifted into the converter via the DI line. Because the ADC08031 contains only one differential input channel with a fixed polarity assignment, it does not require addressing.

The common input line (COM) on the ADC08038 can be used as a pseudo-differential input. In this mode the voltage on this pin is treated as the "--" input for any of the other input

channels. This voltage does not have to be analog ground; it can be any reference potential which is common to all of the inputs. This feature is most useful in single-supply applications where the analog circuity may be biased up to a potential other than ground and the output signals are all referred to this potential.

TABLE 1. Multiplexer/Package Options

Part Number	Number Chai	Number of Package	
	Single-Ended	Differential	Pins
ADC08031	1	1	8
ADC08032	2	1	8
ADC08034	4	2	14
ADC08038	8	4	20



TABLE 3. MUX Addressing: ADC08038

Differential	MUX Mode											
	MUX	Address			Analog Differential Channel-Pair #							
START	SGL/	ODD/	SEL	ECT		0		1	2	2	:	3
	DIF	SIGN	1	0	0	1	2	3	4	5	6	7
1	0	0	0	0	+	-						
1	0	0	0	1			+	-				
1	0	0	1	0					+	-		
1	0	0	1	1							+	-
1	0	1	0	0	-	+						
1	0	1	0	1			-	+				
1	0	1	1	0					-	+		
1	0	1	1	1							-	+

	TAB	LE 4. MUX	Addressing:	ADC08	034		
Single-End	ed MUX Mo	ode					
	MUX A	Address			Char	nel #	
START	SGL/	ODD/	SELECT	0	1	2	3
	DIF	SIGN	1				
1	1	0	0	+			
1	1	0	1			+	
1	1	1	0		+		
1	1	1	1				+

Since the input configuration is under software control, it can be modified as required before each conversion. A channel can be treated as a single-ended, ground referenced input for one conversion; then it can be reconfigured as part of a differential channel for another conversion. *Figure 1* illustrates the input flexibility which can be achieved.

The analog input voltages for each channel can range from 50mV below ground to 50mV above $V_{\rm CC}$ (typically 5V) without degrading conversion accuracy.

2.0 THE DIGITAL INTERFACE

A most important characteristic of these converters is their serial data link with the controlling processor. Using a serial communication format offers two very significant system improvements; it allows many functions to be included in a small package and it can eliminate the transmission of low level analog signals by locating the converter right at the analog sensor; transmitting highly noise immune digital data back to the host processor.

To understand the operation of these converters it is best to refer to the Timing Diagrams and Functional Block Diagram and to follow a complete conversion sequence. For clarity a separate timing diagram is shown for each device.

- A conversion is initiated by pulling the CS (chip select) line low. This line must be held low for the entire conversion. The converter is now waiting for a start bit and its MUX assignment word.
- 2. On each rising edge of the clock the status of the data in (DI) line is clocked into the MUX address shift register. The start bit is the first logic "1" that appears on this line (all leading zeros are ignored). Following the start bit the converter expects the next 2 to 4 bits to be the MUX assignment word.
- 3. When the start bit has been shifted into the start location of the MUX register, the input channel has been assigned and a conversion is about to begin. An interval of ½ clock period (where nothing happens) is automatically inserted to allow the selected MUX channel to settle. The SARS line goes high at this time to signal that a conversion is now in progress and the DI line is disabled (it no longer accepts data).

- The data out (DO) line now comes out of TRI-STATE and provides a leading zero for this one clock period of MUX settling time.
- 5. During the conversion the output of the SAR comparator indicates whether the analog input is greater than (high) or less than (low) a series of successive voltages generated internally from a ratioed capacitor array (first 5 bits) and a resistor ladder (last 3 bits). After each comparison the comparator's output is shipped to the DO line on the falling edge of CLK. This data is the result of the conversion being shifted out (with the MSB first) and can be read by the processor immediately.
- 6 After 8 clock periods the conversion is completed. The SARS line returns low to indicate this 1/2 clock cycle later. The stored data in the successive approximation register is loaded into an internal shift register. If the programmer prefers the data can be provided in an LSB first format [this makes use of the shift enable (\overline{SE}) control line]. On the ADC08038 the SE line is brought out and if held high the value of the LSB remains valid on the DO line. When SE is forced low the data is clocked out LSB first. On devices which do not include the SE control line, the data, LSB first, is automatically shifted out the DO line after the MSB first data stream. The DO line then goes low and stays low until \overline{CS} is returned high. The ADC08031 is an exception in that its data is only output in MSB first format.
- All internal registers are cleared when the CS line is high and the t_{SELECT} requirement is met. See Data Input Timing under Timing Diagrams. If another conversion is desired CS must make a high to low transition followed by address information.

The DI and DO lines can be tied together and controlled through a bidirectional processor I/O bit with one wire. This is possible because the DI input is only "looked-at" during the MUX addressing interval while the DO line is still in a high impedance state.




FIGURE 1. Analog Input Multiplexer Options for the ADC08038

3.0 REFERENCE CONSIDERATIONS

The voltage applied to the reference input on these converters, $V_{\mathsf{REF}}\mathsf{IN}$, defines the voltage span of the analog input (the difference between $V_{\mathsf{IN(MAX)}}$ and $V_{\mathsf{IN(MIN)}}$ over which the 256 possible output codes apply. The devices can be used either in ratiometric applications or in systems requiring absolute accuracy. The reference pin must be connected to a voltage source capable of driving the reference input resistance which can be as low as $1.3\mathrm{k}\Omega$. This pin is the top of a resistor divider string and capacitor array used for the successive approximation conversion.

In a ratiometric system the analog input voltage is proportional to the voltage used for the A/D reference. This voltage is typically the system power supply, so the $V_{\rm REF}|N$ pin can be tied to $V_{\rm CC}$. This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy, where the analog input varies between very specific voltage limits, the reference pin can be biased with a time and temperature stable voltage source. For the ADC08034 and the ADC08038 a band-gap derived reference voltage of 2.6V (Note 8) is tied to V_{REF}OUT. This can be tied back to V_{REF}IN. Bypassing V_{REF}OUT with a 100µF capacitor is recommended. The LM385 and LM336 reference diodes are good low current devices to use with these converters.

The maximum value of the reference is limited to the V_{CC} supply voltage. The minimum value, however, can be quite small (see Typical Performance Characteristics) to allow direct conversions of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals V_{REF},256).




FIGURE 2. Reference Examples 🗾 🏴

4.0 THE ANALOG INPUTS

The most important feature of these converters is that they can be located right at the analog signal source and through just a few wires can communicate with a controlling processor with a highly noise immune serial bit stream. This in itself greatly minimizes circuitry to maintain analog signal accuracy which otherwise is most susceptible to noise pickup. However, a few words are in order with regard to the analog inputs should the input be noisy to begin with or possibly riding on a large common-mode voltage.

The differential input of these converters actually reduces the effects of common-mode input noise, a signal common to both selected "+" and "-" inputs for a conversion (60 Hz is most typical). The time interval between sampling the "+" input and then the "-" input is ½ of a clock period. The change in the common-mode voltage during this short time interval can cause conversion errors. For a sinusoidal common-mode signal this error is:

$$V_{error}(max) = V_{PEAK}(2\pi f_{CM}) \left(\frac{0.5}{f_{CLK}}\right)$$

where f_{CM} is the frequency of the common-mode signal,

 V_{PEAK} is its peak voltage value

and f_{CLK} is the A/D clock frequency.

For a 60Hz common-mode signal to generate a $^{1\!/}_{4}$ LSB error (=5mV) with the converter running at 250kHz, its peak value would have to be 6.63V which would be larger than allowed as it exceeds the maximum analog input limits.

Source resistance limitation is important with regard to the DC leakage currents of the input multiplexer. Bypass capacitors should not be used if the source resistance is greater than 1kΩ. The worst-case leakage current of $\pm 1\mu$ A over temperature will create a 1mV input error with a 1kΩ source resistance. An op amp RC active low pass filter can provide both impedance buffering and noise filtering should a high impedance signal source he required.

5.1 Zero Error

5.0 OPTIONAL ADJUSTMENTS

The zero of the A/D does not require adjustment. If the minimum analog input voltage value, $V_{\rm IN(MIN)}$, is not ground a zero offset can be done. The converter can be made to output 0000 0000 digital code for this minimum input voltage by biasing any $V_{\rm IN}$ (–) input at this $V_{\rm IN(MIN)}$ value. This utilizes the differential mode operation of the A/D.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V_{IN} (-) input and applying a small magnitude positive voltage to the V_{IN} (+) input. Zero error is the difference between the actual DC input voltage which is necessary to just cause an output digital code transition from 0000 0000 0001 and the ideal ½ LSB value (½ LSB = 9.8mV for V_{REF} = 5.000V_{DC}).


5.2 Full Scale


The full-scale adjustment can be made by applying a differential input voltage which is $1 \ensuremath{^{1/2}}\ LSB$ down from the desired analog full-scale voltage range and then adjusting the magnitude of the V_{REF} IN input for a digital output code which is just changing from 1111 1110 to 1111 1111.


5.3 Adjusting for an Arbitrary Analog Input Voltage Range


If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A V_{IN} (+) voltage which equals this desired zero reference plus ½ LSB (where the LSB is calculated for the desired analog span, using 1 LSB = analog span/256) is applied to selected "+" input and the zero reference voltage at the corresponding "-" input should then be adjusted to just obtain the 00_{HEX} to 01_{HEX} code transition.

The full-scale adjustment should be made [with the proper $V_{\rm IN}$ (–) voltage applied] by forcing a voltage to the $V_{\rm IN}$ (+) input which is given by:














18













National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications