

# LC<sup>2</sup>MOS Quad 8-Bit DAC with Separate Reference Inputs

AD7225

#### **FEATURES**

Four 8-Bit DACs with Output Amplifiers
Separate Reference Input for Each DAC
μP Compatible with Double-Buffered Inputs
Simultaneous Update of All Four Outputs
Operates with Single or Dual Supplies
Extended Temperature Range Operation
No User Trims Required
Skinny 24-Pin DIP, SOIC and 28-Terminal Surface
Mount Packages

#### **GENERAL DESCRIPTION**


The AD7225 contains four 8-bit voltage output digital-toanalog converters, with output buffer amplifiers and interface logic on a single monolithic chip. Each D/A converter has a separate reference input terminal. No external trims are required to achieve full specified performance for the part.

The double-buffered interface logic consists of two 8-bit registers per channel—an input register and a DAC register. Control inputs A0 and A1 determine which input register is loaded when  $\overline{WR}$  goes low. Only the data held in the DAC registers determines the analog outputs of the converters. The double-buffering allows simultaneous update of all four outputs under control of  $\overline{LDAC}$ . All logic inputs are TTL and CMOS (5 V) level compatible and the control logic is speed compatible with most 8-bit microprocessors.

Specified performance is guaranteed for input reference voltages from +2 V to +12.5 V when using dual supplies. The part is also specified for single supply operation using a reference of +10 V. Each output buffer amplifier is capable of developing +10 V across a 2  $k\Omega$  load.

The AD7225 is fabricated on an all ion-implanted high-speed Linear Compatible CMOS ( $LC^2MOS$ ) process which has been specifically developed to integrate high speed digital logic circuits and precision analog circuitry on the same chip.

#### FUNCTIONAL BLOCK DIAGRAM



#### **PRODUCT HIGHLIGHTS**

- 1. DACs and Amplifiers on CMOS Chip
  The single-chip design of four 8-bit DACs and amplifiers allows a dramatic reduction in board space requirements and offers increased reliability in systems using multiple converters. Its pinout is aimed at optimizing board layout with all
- ers. Its pinout is aimed at optimizing board layout with all analog inputs and outputs at one end of the package and all digital inputs at the other.

  2. Single or Dual Supply Operation
- The voltage-mode configuration of the AD7225 allows single supply operation. The part can also be operated with dual supplies giving enhanced performance for some parameters.
- 3. Versatile Interface Logic The AD7225 has a common 8-bit data bus with individual DAC latches, providing a versatile control architecture for simple interface to microprocessors. The double-buffered interface allows simultaneous update of the four outputs.
- 4. Separate Reference Input for Each DAC
  The AD7225 offers great flexibility in dealing with input signals with a separate reference input provided for each DAC and each reference having variable input voltage capability.

# **AD7225—SPECIFICATIONS**

 $(V_{DD}=11.4~V~to~16.5~V,~V_{SS}=-5~V~\pm~10\%;~AGND=DGND=0~V;~V_{REF}=+2~V~to~(V_{DD}-4~V)^1~unless~otherwise~noted.$  All specifications  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.) **DUAL SUPPLY** 

Parameter	K, B Versions <sup>2</sup>	L, C Versions <sup>2</sup>	T Version	U Version	Units	Conditions/Comments	
STATIC PERFORMANCE							
Resolution	8	8	8	8	Bits		
Total Unadjusted Error	±2	±1	±2	±1	LSB max	$V_{DD} = +15 \text{ V} \pm 5\%, V_{REF} = +10 \text{ V}$	
Relative Accuracy	±1	±1/2	±1	±1/2	LSB max		
Differential Nonlinearity	±1	±1	±1	±1	LSB max	Guaranteed Monotonic	
Full-Scale Error	±1	$\pm 1/2$	±1	±1/2	LSB max		
Full-Scale Temp. Coeff.	±5	±5	±5	±5	ppm/°C typ	$V_{\rm DD} = 14 \text{ V to } 16.5 \text{ V}, V_{\rm REF} = +10 \text{ V}$	
Zero Code Error @ 25°C	±25	±15	±25	±15	mV max	TOD III TO IIII TO III	
$T_{MIN}$ to $T_{MAX}$	±30	±20	±30	±20	mV max		
Zero Code Error Temp Coeff.	±30	±30	±30	±30	μV/°C typ		
				200	μνι ο τηρ		
REFERENCE INPUT	0.4 (7.7 A)	0.4 (7.7 4)	0.4 (7.7 4)	0.4 (7.7 4)			
Voltage Range	2 to (V <sub>DD</sub> - 4)	2 to (V <sub>DD</sub> - 4)		2 to (V <sub>DD</sub> - 4)	V min to V max		
Input Resistance	11	11	11	11	kΩ min		
Input Capacitance <sup>3</sup>	100	100	100	100	pF max	Occurs when each DAC is loaded with all 1s.	
Channel-to-Channel Isolation <sup>3</sup>	60	60	60	60	dB min	$V_{REF} = 10 \text{ V p-p Sine Wave } @ 10 \text{ kHz}$	
AC Feedthrough <sup>3</sup>	-70	-70	-70	-70	dB max	V <sub>REF</sub> = 10 V p-p Sine Wave @ 10 kHz	
DIGITAL INPUTS							
Input High Voltage, V <sub>INH</sub>	2.4	2.4	2.4	2.4	V min		
Input Low Voltage, V <sub>INL</sub>	0.8	0.8	0.8	0.8	V max		
Input Leakage Current	±1	±1	±1	±1	μA max	$V_{IN} = 0 \text{ V or } V_{DD}$	
Input Capacitance <sup>3</sup>	8	8	8	8 3	pF max	The state of the s	
Input Coding	Binary	Binary	Binary	Binary 4		120	
DYNAMIC PERFORMANCE				30 73	-00		
Voltage Output Slew Rate <sup>3</sup>	2.5	2.5	2.5	2.5	V/us min		
Voltage Output Settling Time <sup>3</sup>	2.5	2.0	2.5	2.5	ν/με πππ		
	5	5	E .		ua mari	V 10 V. Cottling Time to ±1/9 I CD	
Positive Full Scale Change	5		5	5 5	μs max	$V_{REF} = +10 \text{ V}$ ; Settling Time to $\pm 1/2 \text{ LSB}$	
Negative Full-Scale Change	-	5			μs max	$V_{REF} = +10 \text{ V}$ ; Settling Time to $\pm 1/2 \text{ LSB}$	
Digital Feedthrough <sup>3</sup>	50	50	50	50	nV secs typ	Code transition all 0s to all 1s.	
Digital Crosstalk <sup>3</sup>	50	50	50	50	nV secs typ	Code transition all 0s to all 1s.	
Minimum Load Resistance	2	2	2	2	kΩ min	$V_{OUT} = +10 \text{ V}$	
POWER SUPPLIES							
$ m V_{DD}$ Range	11.4/16.5	11.4/16.5	11.4/16.5	11.4/16.5		For Specified Performance	
${ m I}_{ m DD}$	10	10	12	12	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or $V_{INH}$	
$I_{SS}$	9	9	10	10	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or $V_{INH}$	
SWITCHING CHARACTERIST	ICS <sup>3, 4</sup>						
$t_1$							
@ 25°C	95	95	95	95	ns min	Write Pulse Width	
$T_{MIN}$ to $T_{MAX}$	120	120	150	150	ns min		
$t_2$							
@ 25°C	0	0	0	0	ns min	Address to Write Setup Time	
$T_{MIN}$ to $T_{MAX}$	0	0	0	0	ns min		
$t_3$							
@ 25°C	0	0	0	0	ns min	Address to Write Hold Time	
$T_{MIN}$ to $T_{MAX}$	0	0	0	0	ns min		
$t_{\scriptscriptstyle{4}}$							
@ 25°C	70	70	70	70	ns min	Data Valid to Write Setup Time	
$T_{MIN}$ to $T_{MAX}$	90	90	90	90	ns min		
t <sub>5</sub>	10	10	10	10		D. VIII. W. H. H. H.	
@ 25°C	10	10	10	10	ns min	Data Valid to Write Hold Time	
$T_{MIN}$ to $T_{MAX}$	10	10	10	10	ns min		
$^{ m t_6}$ @ $25^{\circ}{ m C}$	95	95	95	95	ns min	Load DAC Pulse Width	
						Load DAC I disc Width	
T <sub>MIN</sub> to T <sub>MAX</sub>	120	120	150	150	ns min		

NOTES

-2-REV. B

NOTES

\*\*Maximum possible reference voltage.

\*\*Temperature ranges are as follows:

K, L Versions: -40°C to +85°C

B, C Versions: -40°C to +85°C

T, U Versions: -55°C to +125°C

\*\*Sample Tested at 25°C to ensure compliance.

\*\*Switching characteristics apply for single and dual supply operation.

Specifications subject to change without notice.

# **SINGLE SUPPLY** $(V_{DD} = +15 \text{ V} \pm 5\%; V_{SS} = \text{AGND} = \text{DGND} = 0 \text{ V}; V_{REF} = +10 \text{ V}^1 \text{ unless otherwise noted.})$

Parameter	K, B Versions <sup>2</sup>	L, C Versions <sup>2</sup>	T Version	U Version	Units	Conditions/Comments
STATIC PERFORMANCE						
Resolution	8	8	8	8	Bits	
Total Unadjusted Error <sup>3</sup>	±2	±1	±2	±1	LSB max	
Differential Nonlinearity <sup>3</sup>	±1	±1	±1	±1	LSB max	Guaranteed Monotonic
REFERENCE INPUT						
Input Resistance	11	11	11	11	kΩ min	
Input Capacitance <sup>4</sup>	100	100	100	100	pF max	Occurs when each DAC is loaded with all 1s.
Channel-to-Channel Isolation <sup>3, 4</sup>	60	60	60	60	dB min	V <sub>REF</sub> = 10 V p-p Sine Wave @ 10 kHz
AC Feedthrough <sup>3, 4, 5</sup>	-70	-70	-70	-70	dB max	$V_{REF} = 10 \text{ V p-p Sine Wave } @ 10 \text{ kHz}$
DIGITAL INPUTS						
Input High Voltage, V <sub>INH</sub>	2.4	2.4	2.4	2.4	V min	
Input Low Voltage, V <sub>INI</sub>	0.8	0.8	0.8	0.8	V max	
Input Low Voltage, V <sub>INL</sub> Input Leakage Current	±1	±1	±1	±1	μA max	$V_{IN} = 0 \text{ V or } V_{DD}$
Input Leakage Current Input Capacitance <sup>4</sup>	8	8	8	8	pF max	VIN - O V OI VDD
Input Capacitance Input Coding	Binary	Binary	Binary	Binary	ргшах	
	Billary	Billary	Billary	Billary		
DYNAMIC PERFORMANCE					***	
Voltage Output Slew Rate <sup>4</sup>	2	2	2	2	V/µs min	
Voltage Output Settling Time <sup>4</sup>	_	_	_	_	3 /0	C. ult Tr 1/0 I CD
Positive Full-Scale Change	5	5	5	5	μs max	Settling Time to ±1/2 LSB
Negative Full-Scale Change	7	7	7	7	us max	Settling Time to $\pm 1/2$ LSB
Digital Feedthrough <sup>3, 4</sup>	50	50	50	50	nV secs typ	Code transition all 0s to all 1s.
Digital Crosstalk <sup>3, 4</sup>	50	50	50	50	nV secs typ	Code transition all 0s to all 1s.
Minimum Load Resistance	2	2	2	2	kΩ min	$V_{OUT} = +10 \text{ V}$
POWER SUPPLIES				CO.		
$ m V_{DD}$ Range	14.25/15.75	14.25/15.75	14.25/15.75	14.25/15.75	V min to V max	For Specified Performance
$I_{DD}$	10	10	12	12	mA max	Outputs Unloaded; $V_{IN} = V_{INL}$ or $V_{INH}$
SWITCHING CHARACTERISTIC	$S^4$					
$t_1$						
@ 25°C	95	95	95	95	ns min	Write Pulse Width
$T_{MIN}$ to $T_{MAX}$	120	120	150	150	ns min	
t <sub>2</sub> @ 25°C	0	0	0	0	ns min	Address to Write Setup Time
T <sub>MIN</sub> to T <sub>MAX</sub>	0	0	0	0	ns min	Address to write Setup Time
	U	0	0	0	113 111111	
t <sub>3</sub> @ 25°C	0	0	0	0	ns min	Address to Write Hold Time
	0	0	0	0	ns min	Address to write Hold Tille
${ m T_{MIN}}$ to ${ m T_{MAX}}$	0	0	0	0	IIS IIIIII	
<sup>14</sup> @ 25°C	70	70	70	70	ns min	Data Valid to Write Setup Time
T <sub>MIN</sub> to T <sub>MAX</sub>	90	90	90	90	ns min	Data valid to write Setup Time
t <sub>5</sub>		30			113 111111	
@ 25°C	10	10	10	10	ns min	Data Valid to Write Hold Time
$T_{MIN}$ to $T_{MAX}$	10	10	10	10	ns min	
t <sub>6</sub>						
@ 25°C	95	95	95	95	ns min	Load DAC Pulse Width
T <sub>MIN</sub> to T <sub>MAX</sub>	120	120	150	150	ns min	
- IVIII IVIAA	1		L		1	<u> </u>

#### ORDERING GUIDE

ORDERING GUIDE							
Model <sup>1</sup>	Temperature Range	Total Unadjusted Error	Package Option <sup>2</sup>	Model <sup>1</sup>	Temperature Range	Total Unadjusted Error	Package Option <sup>2</sup>
AD7225KN	-40°C to +85°C	±2 LSB	N-24	AD7225TQ	-55°C to +125°C	±2 LSB	Q-24
AD7225LN	-40°C to +85°C	±1 LSB	N-24	AD7225UQ	-55°C to +125°C	±1 LSB	Q-24
AD7225KP	-40°C to +85°C	±2 LSB	P-28A	AD7225TE	-55°C to +125°C	±2 LSB	E-28A
AD7225LP	-40°C to +85°C	±1 LSB	P-28A	AD7225UE	-55°C to +125°C	±1 LSB	E-28A
AD7225KR	-40°C to +85°C	±2 LSB	R-24	NOTES			1
AD7225LR	-40°C to +85°C	±1 LSB	R-24		ΓD-883 processed parts, add	/883B to part number.	Contact your
AD7225BQ	-40°C to +85°C	±2 LSB	Q-24		for military data sheet.		<b>y</b>
AD7225CQ	-40°C to +85°C	±1 LSB	Q-24	<sup>2</sup> E = Leadless Cer	amic Chip Carrier; N = Plast	ic DIP;	

P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC.

REV. B -3-

NOTES

<sup>1</sup>Maximum possible reference voltage.

<sup>2</sup>Temperature ranges are as follows:

K, L Versions: -40°C to +85°C

B, C Versions: -40°C to +85°C

T, U Versions: -55°C to +125°C

 $<sup>^3{\</sup>rm Sample}$  Tested at 25°C to ensure compliance.  $^4{\rm Switching}$  characteristics apply for single and dual supply operation.

Specifications subject to change without notice.

# AD7225

## 

* *	40°C to +85°C 55°C to +125°C
Storage Temperature	65°C to +150°C
	, 10 secs) +300°C

NOTES


<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $^2\text{Outputs}$  may be shorted to any voltage in the range  $V_{SS}$  to  $V_{DD}$  provided that the power dissipation of the package is not exceeded. Typical short circuit current for a short to AGND or  $V_{SS}$  is 50 mA.

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7225 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





#### **TERMINOLOGY**

#### TOTAL UNADJUSTED ERROR

Total Unadjusted Error is a comprehensive specification which includes full-scale error, relative accuracy, and zero code error. Maximum output voltage is  $V_{\rm REF}$  – 1 LSB (ideal), where 1 LSB (ideal) is  $V_{\rm REF}/256$ . The LSB size will vary over the  $V_{\rm REF}$  range. Hence the zero code error will, relative to the LSB size, increase as  $V_{\rm REF}$  decreases. Accordingly, the total unadjusted error, which includes the zero code error, will also vary in terms of LSBs over the  $V_{\rm REF}$  range. As a result, total unadjusted error is specified for a fixed reference voltage of +10 V.

#### RELATIVE ACCURACY

Relative Accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after allowing for zero code error and full-scale error and is normally expressed in LSBs or as a percentage of full-scale reading.

### DIFFERENTIAL NONLINEARITY

Differential Nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB max over the operating temperature range ensures monotonicity.

#### **DIGITAL FEEDTHROUGH**

Digital Feedthrough is the glitch impulse transferred to the output of the DAC due to a change in its digital input code. It is specified in nV secs and is measured at  $V_{\rm REF}=0~{\rm V}$ .

#### DIGITAL CROSSTALK

Digital Crosstalk is the glitch impulse transferred to the output of one converter (not addressed) due to a change in the digital input code to another addressed converter. It is specified in nV secs and is measured at  $V_{\rm REF} = 0 \ V.$ 

#### **AC FEEDTHROUGH**

AC Feedthrough is the proportion of reference input signal which appears at the output of a converter when that DAC is loaded with all 0s.

#### **CHANNEL-TO-CHANNEL ISOLATION**

Channel-to-channel isolation is the proportion of input signal from the reference of one DAC (loaded with all 1s) which appears at the output of one of the other three DACs (loaded with all 0s) The figure given is the worst case for the three other outputs and is expressed as a ratio in dBs.

#### **FULL-SCALE ERROR**

Full-Scale Error is defined as:

Measured Value - Zero Code Error - Ideal Value

-4- REV. B

# **Typical Performance Characteristics—AD7225**

 $T_A = 25^{\circ}\text{C}$ ,  $V_{DD} = +15$  V,  $V_{SS} = -5$  V unless otherwise noted.




Figure 1. Channel-to-Channel Matching




Figure 2. Relative Accuracy vs.  $V_{REF}$ 




Figure 3. Differential Nonlinearity vs.  $V_{REF}$ 




Figure 4. Power Supply Current vs. Temperature




Figure 5. Zero Code Error vs. Temperature




Figure 6. Broadband Noise

REV. B -5-

## AD7225

# CIRCUIT INFORMATION D/A SECTION

The AD7225 contains four, identical, 8-bit voltage mode digital-to-analog converters. Each D/A converter has a separate reference input. The output voltages from the converters have the same polarity as the reference voltages, allowing single supply operation. A novel DAC switch pair arrangement on the AD7225 allows a reference voltage range from +2~V to +12.5~V on each reference input.

Each DAC consists of a highly stable, thin-film, R-2R ladder and eight high speed NMOS, single-pole, double-throw switches. The simplified circuit diagram for channel A is shown in Figure 7. Note that AGND (Pin 6) is common to all four DACs.




Figure 7. D/A Simplified Circuit Diagram

The input impedance at any of the reference inputs is code dependent and can vary from 11  $k\Omega$  minimum to infinity. The lowest input impedance at any reference input occurs when that DAC is loaded with the digital code 01010101. Therefore, it is important that the reference presents a low output impedance under changing load conditions. The nodal capacitance at the reference terminals is also code dependent and typically varies from 15 pF to 35 pF.

Each  $V_{\text{OUT}}$  pin can be considered as a digitally programmable voltage source with an output voltage of:

$$V_{OUTX} = D_X \cdot V_{REFX}$$

where  $D_{\rm X}$  is fractional representation of the digital input code and can vary from 0 to 255/256.

The output impedance is that of the output buffer amplifier.

#### **OP-AMP SECTION**

Each voltage mode D/A converter output is buffered by a unity gain noninverting CMOS amplifier. This buffer amplifier is capable of developing +10 V across a 2  $k\Omega$  load and can drive capacitive loads of 3300 pF.

The AD7225 can be operated single or dual supply; operating with dual supplies results in enhanced performance in some parameters which cannot be achieved with single supply operation. In single supply operation ( $V_{SS}=0\ V=AGND$ ) the sink capability of the amplifier, which is normally 400  $\mu A$ , is reduced as the output voltage nears AGND. The full sink capability of 400  $\mu A$  is maintained over the full output voltage range by tying  $V_{SS}$  to –5 V. This is indicated in Figure 8.

Settling-time for negative-going output signals approaching AGND is similarly affected by  $V_{SS}$ . Negative-going settling-time for single supply operation is longer than for dual supply operation. Positive-going settling-time is not affected by  $V_{SS}$ .




Figure 8. Variation of I<sub>SINK</sub> with V<sub>OUT</sub>

Additionally, the negative  $V_{SS}$  gives more headroom to the output amplifiers which results in better zero code performance and improved slew rate at the output, than can be obtained in the single supply mode.

#### DIGITAL SECTION

The AD7225 digital inputs are compatible with either TTL or 5 V CMOS levels. All logic inputs are static protected MOS gates with typical input currents of less than 1 nA. Internal input protection is achieved by an on-chip distributed diode between DGND and each MOS gate. To minimize power supply currents, it is recommended that the digital input voltages be driven as close to the supply rails ( $V_{\rm DD}$  and DGND) as practically possible.

#### INTERFACE LOGIC INFORMATION

The AD7225 contains two registers per DAC, an input register and a DAC register. Address lines A0 and A1 select which input register will accept data from the input port. When the  $\overline{WR}$  signal is LOW, the input latches of the selected DAC are transparent. The data is latched into the addressed input register on the rising edge of  $\overline{WR}$ . Table I shows the addressing for the input registers on the AD7225.

Table I. AD7225 Addressing

A1	A0	Selected Input Register
L L H H	L H L	DAC A Input Register DAC B Input Register DAC C Input Register DAC D Input Register

Only the data held in the DAC register determines the analog output of the converter. The LDAC signal is common to all four DACs and controls the transfer of information from the input registers to the DAC registers. Data is latched into all four DAC registers simultaneously on the rising edge of LDAC. The LDAC signal is level triggered and therefore the DAC registers may be made transparent by tying LDAC LOW (in this case the outputs of the converters will respond to the data held in their respective input latches). LDAC is an asynchronous signal and is independent of  $\overline{WR}$ . This is useful in many applications. However, in systems where the asynchronous LDAC can occur during a write cycle (or vice versa) care must be taken to ensure that incorrect data is not latched through to the output. In other words, if LDAC is activated prior to the rising edge of WR (or  $\overline{WR}$  occurs during  $\overline{LDAC}$ ), then  $\overline{LDAC}$  must stay LOW for  $t_6$ or longer after WR goes HIGH to ensure correct data is latched through to the output. Table II shows the truth table for AD7225 operation. Figure 9 shows the input control logic for the part and the write cycle timing diagram is given in Figure 10.

Table II. AD7225 Truth Table

WR	<b>LDAC</b>	Function
Н	Н	No Operation. Device not selected
L	Н	Input Register of Selected DAC Transparent
₹	Н	Input Register of Selected DAC Latched
Н	L	All Four DAC Registers Transparent
		(i.e. Outputs respond to data held in respective
		input registers)
		Input Registers are Latched
Н	₹	All Four DAC Registers Latched
L	L	DAC Registers and Selected Input Register
		Transparent Output follows Input Data for
		Selected Channel.

#### GROUND MANAGEMENT AND LAYOUT

Since the AD7225 contains four reference inputs which can be driven from ac sources (see AC REFERENCE SIGNAL section) careful layout and grounding is important to minimize analog crosstalk between the four channels. The dynamic performance of the four DACs depends upon the optimum choice of board layout. Figure 11 shows the relationship between input




Figure 11. Channel-to-Channel Isolation





Figure 9. Input Control Logic



3. IF  $\overline{\text{LDAC}}$  IS ACTIVATED PRIOR TO THE RISING EDGE OF  $\overline{\text{WR}}$  THEN IT MUST STAY LOW FOR  $t_6$  OR LONGER AFTER  $\overline{\text{WR}}$  GOES HIGH.

Figure 10. Write Cycle Timing Diagram




Figure 12. Suggested PCB Layout for AD7225. Layout Shows Component Side (Top View)

frequency and channel-to-channel isolation. Figure 12 shows a printed circuit board layout which is aimed at minimizing crosstalk and feedthrough. The four input signals are screened by AGND.  $V_{\rm REF}$  was limited to between 2 V and 3.24 V to avoid slew rate limiting effects from the output amplifier during measurements.

REV. B -7-

# AD7225

#### **SPECIFICATION RANGES**

For the AD7225 to operate to rated specifications, its input reference voltage must be at least 4 V below the  $V_{\rm DD}$  power supply voltage. This voltage differential is the overhead voltage required by the output amplifiers.

The AD7225 is specified to operate over a  $V_{\rm DD}$  range from  $+12~V\pm5\%$  to  $+15~V\pm10\%$  (i.e., from +11.4~V to  $+16.5~V) with a <math display="inline">V_{\rm SS}$  of  $-5~V\pm10\%$ . Operation is also specified for a single  $+15~V\pm5\%~V_{\rm DD}$  supply. Applying a  $V_{\rm SS}$  of -5~V results in improved zero code error, improved output sink capability with outputs near AGND and improved negative going settling time.

Performance is specified over a wide range of reference voltages from 2 V to (V $_{\rm DD}$  – 4 V) with dual supplies. This allows a range of standard reference generators to be used such as the AD580, a +2.5 V bandgap reference and the AD584, a precision +10 V reference. Note that an output voltage range of 0 V to +10 V requires a nominal +15 V  $\pm$  5% power supply voltage.

#### UNIPOLAR OUTPUT OPERATION

This is the basic mode of operation for each channel of the AD7225, with the output voltage having the same positive polarity as  $V_{REF}$ . The AD7225 can be operated single supply ( $V_{SS} = AGND$ ) or with positive/negative supplies (see op-amp section which outlines the advantages of having negative  $V_{SS}$ ). Connections for the unipolar output operation are shown in Figure 13. The voltage at any of the reference inputs must never be negative with respect to DGND. Failure to observe this precaution may cause parasitic transistor action and possible device destruction. The code table for unipolar output operation is shown in Table III.




Figure 13. Unipolar Output Circuit

Table III. Unipolar Code Table

DAC La	atch Contents			
MSB	LSB	Analog Output		
1111	1111	$+V_{REF}$ $\left(rac{255}{256} ight)$		
1000	0001	$+V_{REF}$ $\left(rac{129}{256} ight)$		
1000	0000	$+V_{REF}\left(\frac{128}{256}\right) = +\frac{V_{REF}}{2}$		
0 1 1 1	1111	$+V_{REF} \left( rac{127}{256}  ight)$		
0000	0001	$+V_{REF}\!\!\left(rac{1}{256} ight)$		
0000	0000	0 V		

Note: 1 
$$LSB = (V_{REF})(2^{-8}) = V_{REF}(\frac{1}{256})$$

### BIPOLAR OUTPUT OPERATION

Each of the DACs of the AD7225 can be individually configured to provide bipolar output operation. This is possible using one external amplifier and two resistors per channel. Figure 14 shows a circuit used to implement offset binary coding (bipolar operation) with DAC A of the AD7225. In this case

$$V_{OUT} = \left(1 + \frac{R2}{R1}\right) \cdot \left(D_A V_{REF}\right) - \left(\frac{R2}{R1}\right) \cdot \left(V_{REF}\right)$$

With R1 = R2

$$V_{OUT} = (2 D_A - 1) \bullet V_{REF}$$

where  $D_A$  is a fractional representation of the digital word in latch A.  $(0 \le D_A \le 255/256)$ 

Mismatch between R1 and R2 causes gain and offset errors and, therefore, these resistors must match and track over temperature. Once again the AD7225 can be operated in single supply or from positive/negative supplies. Table IV shows the digital code versus output voltage relationship for the circuit of Figure 14 with R1 = R2.

-8-




Figure 14. AD7225 Bipolar Output Circuit

Table IV. Bipolar (Offset Binary) Code Table

DAC La	tch Contents	
MSB	LSB	Analog Output
1111	1111	$+V_{REF}igg(rac{127}{128}igg)$
1000	0 0 0 1	$+V_{REF}\!\!\left(rac{1}{128} ight)$
1000	0000	0 V
0 1 1 1	1111	$-V_{REF} \left( rac{1}{128}  ight)$
0000	0001	$-V_{REF} \left( rac{127}{128}  ight)$
0000	0000	$-V_{REF}\left(\frac{128}{128}\right) = -V_{REF}$

#### **AGND BIAS**

The AD7225 AGND pin can be biased above system GND (AD7225 DGND) to provide an offset "zero" analog output voltage level. Figure 15 shows a circuit configuration to achieve this for channel A of the AD7225. The output voltage,  $V_{OUT}$  A, can be expressed as:

$$V_{OUT} A = V_{BIAS} + D_A (V_{IN})$$

where  $D_A$  is a fractional representation of the digital word in DAC latch A. (0  $\leq$  D<sub>A</sub>  $\leq$  255/256).




Figure 15. AGND Bias Circuit

For a given  $V_{\rm IN}$ , increasing AGND above system GND will reduce the effective  $V_{\rm DD}$ – $V_{\rm REF}$  which must be at least 4 V to ensure specified operation. Note that because the AGND pin is common to all four DACs, this method biases up the output voltages of all the DACs in the AD7225. Note that  $V_{\rm DD}$  and  $V_{\rm SS}$  of the AD7225 should be referenced to DGND.

#### AC REFERENCE SIGNAL

In some applications it may be desirable to have ac reference signals. The AD7225 has multiplying capability within the upper ( $V_{\rm DD}$  – 4 V) and lower (2 V) limits of reference voltage when operated with dual supplies. Therefore ac signals need to be ac coupled and biased up before being applied to the reference inputs. Figure 16 shows a sine wave signal applied to  $V_{\rm REF}$  A. For input signal frequencies up to 50 kHz the output distortion typically remains less than 0.1%. The typical 3 dB bandwidth figure for small signal inputs is 800 kHz.




Figure 16. Applying an AC Signal to the AD7225

#### **APPLICATIONS**

#### PROGRAMMABLE TRANSVERSAL FILTER

A discrete-time filter may be described by either multiplication in the frequency domain or convolution in the time domain i.e.

$$Y(\omega) = H(\omega)X(\omega)$$
 or  $y_n = \sum_{k=1}^{N} h_{kXn-k+1}$ 

The convolution sum may be implemented using the special structure known as the transversal filter (Figure 17). Basically, it consists of an N-stage delay line with N taps weighted by N coefficients, the resulting products being accumulated to form the output. The tap weights or coefficients  $h_{\boldsymbol{k}}$  are actually the nonzero elements of the impulse response and therefore determine the filter transfer function. A particular filter frequency response is realized by setting the coefficients to the appropriate values. This property leads to the implementation of transversal filters whose frequency response is programmable.




Figure 17. Transversal Filter




Figure 18. Programmable Transversal Filter

A 4-tap programmable transversal filter may be implemented using the AD7225 (Figure 18). The input signal is first sampled and converted to allow the tapped delay line function to be provided by the Am29520. The multiplication of delayed input samples by fixed, programmable up weights is accomplished by the AD7225, the four coefficients or reference inputs being set by the digital codes stored in the AD7226. The resultant products are accumulated to yield the convolution sum output sample which is held by the AD585.




Figure 19. Predicted (Theoretical) Response




Figure 20. Actual Response

Low pass, bandpass and high pass filters may be synthesized using this arrangement. The particular up weights needed for any desired transfer function may be obtained using the standard Remez Exchange Algorithm. Figure 19 shows the theoretical low pass frequency response produced by a 4-tap transversal

filter with the coefficients indicated. Although the theoretical prediction does not take into account the quantization of the input samples and the truncation of the coefficients, nevertheless, there exists a good correlation with the actual performance of the transversal filter (Figure 20).

### DIGITAL WORD MULTIPLICATION

Since each DAC of the AD7225 has a separate reference input, the output of one DAC can be used as the reference input for another. This means that multiplication of digital words can be performed (with the result given in analog form). For example, if the output from DACA is applied to  $V_{\rm REF}$  B then the output from DACB,  $V_{\rm OUT}$  B, can be expressed as:

$$V_{OUT}B = D_A \bullet D_B \bullet V_{REF}A$$

where  $D_A$  and  $D_B$  are the fractional representations of the digital words in DAC latches A and B respectively.

If 
$$D_A = D_B = D$$
 then the result is  $D^2 \cdot V_{REF} A$ 

In this manner, the four DACs can be used on their own or in conjunction with an external summing amplifier to generate complex waveforms. Figure 21 shows one such application. In this case the output waveform, Y, is represented by:

$$Y = -(x^4 + 2x^3 + 3x^2 + 2x + 4) \cdot V_{IN}$$

where x is the digital code which is applied to all four DAC latches




Figure 21. Complex Waveform Generation

#### MICROPROCESSOR INTERFACE




Figure 22. AD7225 to 8085A/8088 Interface, Double-Buffered Mode




Figure 23. AD7225 to 6809/6502 Interface, Single-Buffered Mode




Figure 24. AD7225 to Z-80 Interface, Double-Buffered Mode




Figure 25. AD7225 to 68008 Interface, Single-Buffered Mode

#### V<sub>SS</sub> GENERATION

Operating the AD7225 from dual supplies results in enhanced performance over single supply operation on a number of parameters as previously outlined. Some applications may require this enhanced performance, but may only have a single power supply rail available. The circuit of Figure 26 shows a method of generating a negative voltage using one CD4049, operated from a  $V_{\rm DD}$  of +15 V. Two inverters of the hex inverter chip are used as an oscillator. The other four inverters are in parallel and used as buffers for higher output current. The square-wave output is level translated to a negative-going signal, then rectified and filtered. The circuit configuration shown will provide an output voltage of –5.1 V for current loadings in the range 0.5 mA to 9 mA. This will satisfy the AD7225  $I_{\rm SS}$  requirement over the commercial operating temperature range.





Figure 26. V<sub>SS</sub> Generation Circuit

REV. B -11-

#### **OUTLINE DIMENSIONS**


Dimensions shown in inches and (mm).

#### 24-Pin Plastic (N-24)




- NOTES
  1. LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH.
  2. PLASTIC LEADS WILL BE EITHER SOLDER DIPPED OR TIN LEAD PLATED IN ACCORDANCE WITH MIL-M-38510 REQUIREMENTS.

# 24-Pin Cerdip (Q-24)




- LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH.
  CERDIP LEADS WILL BE EITHER TIN PLATED OR SOLDER DIPPED IN ACCORDANCE WITH MIL-M-38510 REQUIREMENTS.

#### 24-Lead SOIC (R-24)



- LEAD NO. 1 IDENTIFIED BY A DOT.
   SOIC LEADS WILL BE EITHER TIN PLATED OR SOLDER DIPPED IN ACCORDANCE WITH MIL-M-38510 REQUIREMENTS.

#### 28-Terminal Leadless Ceramic Chip Carrier (E-28A)



- NOTES

  1. THIS DIMENSION CONTROLS THE OVERALL PACKAGE THICKNESS.
  2. APPLIES TO ALL FOUR SIDES.
  3. ALL TERMINALS ARE GOLD PLATED.

#### 28-Lead PLCC (P-28A)

