

Data sheet acquired from Harris Semiconductor SCHS240A



September 1998 - Revised May 2000

### Features

- Buffered Inputs
- Typical Propagation Delay
  6ns at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25<sup>o</sup>C, C<sub>L</sub> = 50pF
- Exceeds 2kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Speed of Bipolar FAST™/AS/S with Significantly Reduced Power Consumption
- Balanced Propagation Delays
- AC Types Feature 1.5V to 5.5V Operation and Balanced Noise Immunity at 30% of the Supply
- ±24mA Output Drive Current
  - Fanout to 15 FAST™ ICs
  - Drives 50  $\Omega$  Transmission Lines

# 8-Bit Serial-In/Parallel-Out Shift Register

### Description

The 'AC164 and 'ACT164 are 8-bit serial-in/parallel-out shift registers with asynchronous reset that utilize Advanced CMOS Logic technology. Data is shifted on the positive edge of the clock (CP). A LOW on the Master Reset ( $\overline{\text{MR}}$ ) pin resets the shift register and all outputs go to the LOW state regardless of the input conditions. Two Serial Data inputs (DS1 and DS2) are provided; either one can be used as a Data Enable control.

## **Ordering Information**


PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE
CD54AC164F3A	-55 to 125	14 Ld CERDIP
CD74AC164E	-55 to 125	14 Ld PDIP
CD74AC164M	-55 to 125	14 Ld SOIC
CD54ACT164F3A	-55 to 125	14 Ld CERDIP
CD74ACT164E	-55 to 125	14 Ld PDIP
CD74ACT164M	-55 to 125	14 Ld SOIC

#### NOTES:


- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- Wafer and die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information.

## Pinout

CD54AC164, CD54ACT164 (CERDIP) CD74AC164, CD74ACT164 (PDIP, SOIC) TOP VIEW



FAST<sup>™</sup> is a Trademark of Fairchild Semiconductor. Copyright © 2000, Texas Instruments Incorporated



OPERATING MODE	MR	СР	DS1	DS2	Q0	Q1 - Q7
RESET (CLEAR)	L	x	x	X	L	L-L
SHIFT	Н	<b>↑</b>	I C		L	q0 - q6
	Н	$\uparrow$	1	h	L	q0 - q6
	Н	<b>↑</b>	h	Ι	L	q0 - q6
	Н	$\uparrow$	h	h	Н	q0 - q6

H = HIGH voltage level steady state.

L = LOW voltage level steady state.

h = HIGH voltage level one setup time prior to the LOW-to\_HIGH clock transition.

I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.

X = Don't care.

q = Lowercase letters indicate the state of the referenced output prior to the LOW-to-HIGH clock transition.  $\uparrow$  = LOW-to-HIGH clock transition.

#### **Absolute Maximum Ratings**

DC Supply Voltage, V <sub>CC</sub>
For $V_{I} < -0.5V$ or $V_{I} > V_{CC} + 0.5V$ ±20mA
DC Output Diode Current, I <sub>OK</sub>
For V <sub>O</sub> < -0.5V or V <sub>O</sub> > V <sub>CC</sub> + 0.5V
DC Output Source or Sink Current per Output Pin, IO
For $V_{O} > -0.5V$ or $V_{O} < V_{CC} + 0.5V$ ±50mA
DC V <sub>CC</sub> or Ground Current, I <sub>CC or</sub> I <sub>GND</sub> (Note 3) $\pm$ 100mA

#### **Operating Conditions**

Temperature Range, T <sub>A</sub> 55°C to 125°C
Supply Voltage Range, V <sub>CC</sub> (Note 4)
AC Types1.5V to 5.5V
ACT Types4.5V to 5.5V
DC Input or Output Voltage, VI, VO 0V to VCC
Input Rise and Fall Slew Rate, dt/dv
AC Types, 1.5V to 3V 50ns (Max)
AC Types, 3.6V to 5.5V 20ns (Max)
ACT Types, 4.5V to 5.5V 10ns (Max)

#### **Thermal Information**

Thermal Resistance (Typical, Note 5)	$\theta_{JA}$ ( <sup>o</sup> C/W)
PDIP Package	90
SOIC Package	175
Maximum Junction Temperature (Plastic Package)	
Maximum Storage Temperature Range6	5 <sup>0</sup> C to 150 <sup>0</sup> C
Maximum Lead Temperature (Soldering 10s)	
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. A SA CI

#### NOTES:

- 3. For up to 4 outputs per device, add  $\pm 25$ mA for each additional output.
- 4. Unless otherwise specified, all voltages are referenced to ground.
- 5.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

		TEST CONDITIONS		V <sub>cc</sub>	25 <sup>0</sup> C		-40 <sup>o</sup> C TO 85 <sup>o</sup> C		-55 <sup>0</sup> C TO 125 <sup>0</sup> C		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	l <sub>O</sub> (mA)	(V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
AC TYPES											
High Level Input Voltage	VIH	-	-	1.5	1.2	-	1.2	-	1.2	-	V
				3	2.1	-	2.1	-	2.1	-	V
				5.5	3.85	-	3.85	-	3.85	-	V
Low Level Input Voltage V <sub>IL</sub>	VIL	-	-	1.5	-	0.3	-	0.3	-	0.3	V
				3	-	0.9	-	0.9	-	0.9	V
				5.5	-	1.65	-	1.65	-	1.65	V
High Level Output Voltage	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.05	1.5	1.4	-	1.4	-	1.4	-	V
			-0.05	3	2.9	-	2.9	-	2.9	-	V
			-0.05	4.5	4.4	-	4.4	-	4.4	-	V
			-4	3	2.58	-	2.48	-	2.4	-	V
			-24	4.5	3.94	-	3.8	-	3.7	-	V
			-75 (Note 6, 7)	5.5	-	-	3.85	-	-	-	V
			-50 (Note 6, 7)	5.5	-	-	-	-	3.85	-	V

#### **DC Electrical Specifications**

		TEST CONDITIONS		v <sub>cc</sub>	25 <sup>0</sup> C		-40 <sup>o</sup> C TO 85 <sup>o</sup> C		-55 <sup>o</sup> C TO 125 <sup>o</sup> C		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	l <sub>O</sub> (mA)	(V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Low Level Output Voltage	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.05	1.5	-	0.1	-	0.1	-	0.1	V
			0.05	3	-	0.1	-	0.1	-	0.1	V
			0.05	4.5	-	0.1	-	0.1	-	0.1	V
			12	3	-	0.36	-	0.44	-	0.5	V
			24	4.5	-	0.36	-	0.44	-	0.5	V
			75 (Note 6, 7)	5.5	-	-	-	1.65	-	-	V
			50 (Note 6, 7)	5.5	-	-	-	-	-	1.65	V
Input Leakage Current	I	V <sub>CC</sub> or GND	-	5.5	-	±0.1	-	±1	-	±1	μA
Quiescent Supply Current MSI	Icc	V <sub>CC</sub> or GND	0	5.5	-	8	-	80	-	160	μΑ
ACT TYPES											
High Level Input Voltage	VIH	-	-	4.5 to 5.5	2	1.	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	、礼	0.8	11	0.8	-	0.8	V
High Level Output Voltage	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.05	4.5	4.4	1.	4.4	-	4.4	-	V
			-24	4.5	3.94	-	3.8	-	3.7	-	V
			-75 (Note 6, 7)	5.5	-	-	3.85	-	-	-	V
			-50 (Note 6, 7)	5.5	-	-	-	-	3.85	-	V
Low Level Output Voltage	V <sub>OL</sub>	$V_{\text{IH}}$ or $V_{\text{IL}}$	0.05	4.5	-	0.1	-	0.1	-	0.1	V
			24	4.5	-	0.36	-	0.44	-	0.5	V
			75 (Note 6, 7)	5.5	-	-	-	1.65	-	-	V
			50 (Note 6, 7)	5.5	-	-	-	-	-	1.65	V
Input Leakage Current	I	V <sub>CC</sub> or GND	-	5.5	-	±0.1	-	±1	-	±1	μΑ
Quiescent Supply Current MSI	Icc	V <sub>CC</sub> or GND	0	5.5	-	8	-	80	-	160	μΑ
Additional Supply Current per Input Pin TTL Inputs High 1 Unit Load	$\Delta I_{CC}$	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	2.4	-	2.8	-	3	mA

NOTES:

6. Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

7. Test verifies a minimum 50 $\Omega$  transmission-line-drive capability at 85°C, 75 $\Omega$  at 125°C.

#### ACT Input Load Table

INPUT	UNIT LOAD
DS1, DS2	0.5
MR	0.74
СР	0.71


NOTE: Unit load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications Table, e.g., 2.4mA max at 25°C.

			-40 <sup>0</sup> C T	O 85 <sup>0</sup> C	-55 <sup>0</sup> C T	O 125 <sup>0</sup> C		
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	MAX	MIN MAX			
AC TYPES								
Max. Clock Frequency	f <sub>MAX</sub>	1.5	7	-	6	-	MHz	
		3.3 (Note 9)	62	-	54	-	MHz	
		5 (Note 10)	86	-	75	-	MHz	
MR Pulse Width	t <sub>W</sub>	1.5	49	-	56	-	ns	
		3.3	5.5	-	6.3	-	ns	
		5	3.9	-	4.5	-	ns	
CP Pulse Width	t <sub>W</sub>	1.5	73	-	84	-	ns	
		3.3	8.2	-	9.4	-	ns	
		5	5.9	-	6.7	-	ns	
Set-up Time	t <sub>SU</sub>	1.5	27	2	31	-	ns	
		3.3	3.1	6 /m	3.5	-	ns	
		5	2.2	C.	2.5	-	ns	
Hold Time	t <sub>H</sub>	1.5	27		31	-	ns	
		3.3	<b>3</b> .1	-	3.5	-	ns	
		5	2.2	-	2.5	-	ns	
MR to CP Removal Time	tREM	1.5	1	-	1	-	ns	
		3.3	1	-	1	-	ns	
		5	1	-	1	-	ns	
ACT TYPES								
Max. Clock Frequency	f <sub>MAX</sub>	5 (Note 10)	80	-	70	-	MHz	
MR Pulse Width	t <sub>W</sub>	5	3.9	-	4.5	-	ns	
CP Pulse Width	t <sub>W</sub>	5	6.2	-	7.1	-	ns	
Set-up Time	t <sub>SU</sub>	5	2.2	-	2.5	-	ns	
Hold Time	t <sub>H</sub>	5	2.6	-	3	-	ns	
MR to CP Removal Time	t <sub>REM</sub>	5	0	-	0	-	ns	

		-40°C TO 85°C			-55				
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
AC TYPES									
Propagation Delay, CP to Qn	1.5	-	-	143	-	-	157	ns	
	3.3 (Note 9)	4.5	-	15.9	4.4	-	17.5	ns	
		5 (Note 10)	3.2	-	11.4	3.1	-	12.5	ns

PARAMETER			-40	°C TO 85°	c	-55			
	SYMBOL	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	158	-	-	174	ns
MR to Qn		3.3	5	-	17.7	4.9	-	19.5	ns
		5	3.6	-	12.6	3.5	-	13.9	ns
Input Capacitance	Cl	-	-	-	10	-	-	10	pF
Power Dissipation Capacitance	C <sub>PD</sub> (Note 11)	-	-	150	-	-	150	-	pF
ACT TYPES				•					
Propagation Delay, CP to Qn	t <sub>PLH</sub> , t <sub>PHL</sub>	5 (Note 10)	3.8	-	13.5	3.7	-	14.9	ns
Propagation Delay, MR to Qn	t <sub>PLH</sub> , t <sub>PHL</sub>	5	4.1	-	14.4	4	-	15.8	ns
Input Capacitance	Cl	-	-	-	10	-	-	10	pF
Power Dissipation Capacitance	C <sub>PD</sub> (Note 11)	-	-	150	-	-	150	-	pF

NOTES: 8. Limits tested at 100%. 9. 3.3V Min at 3.6V, Max at 3V. 10. 5V Min at 5.5V, Max at 4.5V. 11. C<sub>PD</sub> is used to determine the dynamic power consumption per device.  $P_D = C_{PD}V_{CC}^2 f_i \Sigma (C_L V_{CC}^2 f_0) + V_{CC} \Delta I_{CC}$ , where  $f_i$  = input frequency,  $f_0$  = output frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage. supply voltage.











FIGURE 2.







NOTE: For AC Series Only: When V<sub>CC</sub> = 1.5V, R<sub>L</sub> = 1k $\Omega$ .

	AC	ACT
Input Level	V <sub>CC</sub>	3V
Input Switching Voltage, VS	0.5 V <sub>CC</sub>	1.5V
Output Switching Voltage, VS	0.5 V <sub>CC</sub>	0.5 V <sub>CC</sub>

FIGURE 5. PROPAGATION DELAY TIMES





# PACKAGE OPTION ADDENDUM

18-Jul-2006

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD54AC164F3A	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
CD54ACT164F3A	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
CD74AC164E	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74AC164EE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74AC164M	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC164M96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC164M96E4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC164ME4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT164E	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74ACT164EE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74ACT164M	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT164M96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT164M96E4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT164M96G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT164ME4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT164MG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# PACKAGE OPTION ADDENDUM

18-Jul-2006

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



### J (R-GDIP-T\*\*) 14 LEADS SHOWN

## CERAMIC DUAL IN-LINE PACKAGE

PINS \*\* 14 16 18 20 DIM 0.300 0.300 0.300 0.300 В А (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 8 14 0.785 1.060 .840 0.960 B MAX (19,94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7,62) (7, 62)(7, 87)C MIN 7 0.245 0.245 0.220 0.245 0.065 (1,65) 0.045 (1,14) (6, 22)(6, 22)(5, 59)(6, 22)0.060 (1,52) - 0.005 (0,13) MIN Α -0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0°-15° 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03


NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.

- $\triangle$  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

# PLASTIC SMALL-OUTLINE PACKAGE



All linear dimensions are in inches (millimeters). NOTES: Α.

- B. This drawing is subject to change without notice.
- 🖄 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side. E. Reference JEDEC MS-012 variation AB.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an untair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications

#### Products

		rependanente	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated

Wireless

www.ti.com/wireless