May 1992

DM54LS165/DM74LS165 8-Bit Parallel In/Serial Output Shift Registers

National Semiconductor

DM54LS165/DM74LS165 8-Bit Parallel In/Serial Output Shift Registers


General Description


This device is an 8-bit serial shift register which shifts data in the direction of Q_A toward Q_H when clocked. Parallel-in access is made available by eight individual direct data inputs, which are enabled by a low level at the shift/load input. These registers also feature gated clock inputs and complementary outputs from the eighth bit.

Clocking is accomplished through a 2-input NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with the load input high enables the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. Parallel loading is inhibited as long as the load input is high. Data at the parallel inputs are loaded directly into the register on a high-to-low transition of the shift/load input, regardless of the logic levels on the clock, clock inhibit, or serial inputs.

Features

- Complementary outputs
- Direct overriding (data) inputs
- Gated clock inputs
- Parallel-to-serial data conversion
- Typical frequency 35 MHz
- Typical power dissipation 105 mW





Order Number DM54LS165J, DM54LS165W, DM74LS165WM or DM74LS165N See NS Package Number J16A, M16B, N16E or W16A

Function Table

Inputs					Inte		
Shift/ Load	Clock Inhibit	Clock	Serial	Parallel	Out	Output	
				AH	Q _A	QB	Q _H
L	X	х	х	ah	а	b	h
Н	L	L	X	X	Q _{A0}	Q _{B0}	Q _{H0}
Н	L	↑	н	X	н	Q _{An}	Q _{Gn}
Н	L	↑	L	X	L	Q _{An}	Q _{Gn}
Н	Н	Х	Х	Х	Q _{A0}	Q _{B0}	Q _{H0}

 $H\,=\,$ High Level (steady state), L $=\,$ Low Level (steady state)

 $X\,=\,$ Don't Care (any input, including transitions)

 \uparrow = Transition from low-to-high level

a...h = The level of steady-state input at inputs A through H, respectively.

 $Q_{A0}, Q_{B0}, Q_{H0} =$ The level of Q_A, Q_B , or Q_H , respectively, before the indicated steady-state input conditions were established.

 Q_{An} , Q_{Gn} = The level of Q_A or Q_G , respectively, before the most recent \uparrow transition of the clock.

© 1995 National Semiconductor Corporation TL/F/6399

RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. 7V Supply Voltage Input Voltage 7V Operating Free Air Temperature Range -55°C to $\,+\,125^\circ\text{C}$ DM54LS DM74LS $0^{\circ}C$ to $+70^{\circ}C$ Storage Temperature Range -65° C to $+150^{\circ}$ C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS165			DM74LS165			Units
Symbol	Farameter	Min	Nom	Max	Min	Nom	Max	Onits	
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage		2			2			V
VIL	Low Level Input Voltage				0.7			0.8	V
I _{OH}	High Level Output Current				-0.4			-0.4	mA
I _{OL}	Low Level Output Current				4			8	mA
f CLK	Clock Frequency (Note 1)				30	0		25	MHz
f CLK	Clock Frequency (Note 2)					0	S.	20	MHz
t _W	Pulse Width	Clock	18			25	AD		ns
	(Note 2)	Load	15			15		A	
t _{SU}	Setup Time	Parallel	10		di.	10			
	(Note 6)	Serial	10		80 X	20			ns
		Enable	10	-		30			110
		Shift	10		C	45			
t _H	Hold Time (Note 6)		5			0			ns
T _A	Free Air Operating Temperature		-55		125	0		70	°C
T _A	Free Air Operating Temperature		-55		125	0		70	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 3)	Мах	Units
VI	Input Clamp Voltage	$V_{\rm CC} = Min$, $I_{\rm I} = -18$ mA				-1.5	V
	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5			V
		$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL} Low Level O Voltage	Low Level Output	$V_{CC} = Min, I_{OL} = Max$	DM54			0.4	v
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$		0.25	0.4		
II Input Current @ Input Voltage	Input Current @ Max	$\begin{array}{l} V_{CC}=Max, V_{I}=7V \mbox{ (DM74)} \\ V_{I}=10V \mbox{ (DM54)} \end{array}$	Shift/Load			0.3	mA
	Input Voltage		Others			0.1	
	High Level Input	$V_{CC} = Max$ $V_{I} = 2.7V$	Shift/Load			60	μΑ
	Current		Others			20	
Ι _{ΙL}	Low Level Input Current	V _{CC} = Max	Shift/Load			-1.2	mA
		$V_{I} = 0.4V$	Others			-0.4	
.00	Short Circuit Output Current	V _{CC} = Max	DM54	-20		-100	mA
		(Note 4)	DM74	-20		-100	
I _{CC}	Supply Current	V _{CC} = Max (Note 5)			21	36	mA

Note 1: $C_L = 15 \text{ pF}$, $R_L = 2 \text{ k}\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$ Note 2: $C_L = 50 \text{ pF}$, $R_L = 2 \text{ k}\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$

Note 3: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}$ C. Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 5: With all outputs open, clock inhibit and shift/load at 4.5V, and a clock pulse applied to the CLOCK input, I_{CC} is measured first with the parallel inputs at 4.5V, then again grounded. Note 6: $T_{A}=$ 25°C and $V_{CC}=$ 5V.

