

DM54LS323/DM74LS323 8-Bit Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

General Description

The 'LS323 is an 8-bit universal shift/storage register with TRI-STATE® outputs. Its function is similar to the 'LS299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate inputs and outputs are provided for flip-flops Q0 and Q7 to allow easy cascading. Four operation modes are possible: hold (store), shift left, shift right, and parallel load. All modes are activated on the LOW-to-HIGH transition of the Clock.

Features

- Common I/O for reduced pin count
- Four operation modes: shift left, shift right, parallel load and store
- Separate continuous inputs and outputs from Q0 and Q7 allow easy cascading
- Fully synchronous reset
- TRI-STATE outputs for bus oriented applications

Connection Diagram



Order Number DM54LS323J, DM54LS323W, DM74LS323WM or DM74LS323N See NS Package Number J20A, M20B, N20A or W20A

Pin Names	Description
CP	Clock Pulse Input (Active Rising Edge)
D _S 0	Serial Data Input for Right Shift
D _S 7	Serial Data Input for Left Shift
S0, S1	Mode Select Inputs
SR	Synchronous Reset Input (Active LOW)
OE1, OE2	TRI-STATE Output Enable Inputs (Active LOW)
1/00-1/07	Parallel Data Inputs or TRI-STATE
	Parallel Outputs
Q0, Q7	Serial Outputs

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage Operating Free Air Temperature Range

DM54LS

 -55°C to $+125^{\circ}\text{C}$ DM74LS $0^{\circ}\text{C to } + 70^{\circ}\text{C}$ $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$ Storage Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS323			DM74LS323			Units
	raiametei	Min	Nom	Max	Min	Nom	Max	Office
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High Level Input Voltage	2			2			V
V_{IL}	Low Level Input Voltage			0.7			0.8	V
I _{OH}	High Level Output Current			-0.4			-0.4	mA
I _{OL}	Low Level Output Current			4			8	mA
T_A	Free Air Operating Temperature	-55		125	0	- 4	70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW S0 or S1 to CP	24 24			24 24	30.15	n.	ns
t _h (H) t _h (L)	Hold Time HIGH or LOW S0 or S1 to CP	5 5		36	0 0	W.		ns
t _s (H) t _s (L)	Setup Time HIGH or LOW I/O _n , D _S 0, D _S 7 to CP	15 15			10 10			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW I/O _n , D _S 0, D _S 7 to CP	5 5	1		0			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW SR to CP	30 20			15 15			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW SR to CP	0			0 0			ns
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	15 15			15 15			ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min Typ (Note 1)		Max	Units	
V_{I}	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V	
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5			V	
	Voltage	V _{IL} = Max	DM74	2.7	3.4		1 '	
V_{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54			0.4		
	Voltage	V _{IH} = Min	DM74		0.35	0.5	V	
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4		
II	Input Current @ Max	$V_{CC} = Max$, $V_I = 7V$ $V_I = 10V$ (DM54)	Others			0.1	mA	
	Input Voltage		S _n Inputs			0.2	mA	
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$	Others			20	μΑ	
			S _n Inputs			40	μΑ	
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	Others			-0.4	mA	
			S _n Inputs			-0.8	mA	
los	Short Circuit	$V_{CC} = Max$	DM54	-20	0	-100	mA	
	Output Current	(Note 2)	DM74	-20	10	-100		
Icc	Supply Current	V _{CC} = Max	25	4.3	-	60	mA	
lozh	TRI-STATE Output Off Current HIGH	$V_{CC} = Max$ $V_{O} = 2.7V$	公为节		C	40	μΑ	
lozL	TRI-STATE Output Off Current LOW	$V_{CC} = Max$ $V_{O} = 0.4V$	CO	11.		-400	μΑ	

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$

		DM54	LS323	DM74	LS323	
Symbol	Parameter	C _L =	15 pF	$R_L = 2 k\Omega$, C _L = 15 pF	Units
		Min	Max	Min	Max	-
f _{max}	Maximum Input Frequency	35		35		MHz
t _{PLH}	Propagation Delay CP to Q0 or Q7		26 28		23 25	ns
t _{PLH} t _{PHL}	Propagation Delay CP to I/O _n	25 35			25 29	ns
t _{PZH} t _{PZL}	Output Enable Time $C_L = 50 \text{ pF}$		18 25		18 23	ns
t _{PHZ} t _{PLZ}	Output Disable Time $C_L = 5 \text{ pF}$	15 20			15 15	ns

Functional Description

The 'LS323 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by S0 and S1 as shown in the Mode Select Table. All flip-flop outputs are brought out through TRI-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q0 and Q7 are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on $\overline{\text{SR}}$ overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of CP. All other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.


A HIGH signal on either $\overline{OE}1$ or $\overline{OE}2$ disables the TRI-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, load, hold and reset operations can still occur. The TRI-STATE buffers are also disabled by HIGH signals on both S0 and S1 in preparation for a parallel load operation.


Mode Select Table


	Inputs			Response
SR	S1	S0	СР	Пезропас
L	Х	Х	\	Synchronous Reset; Q0-Q7 = LOW
Н	Н	Н	\mathcal{L}	Parallel Load; I/O _n \rightarrow Q _n
Н	L	Н		Shift Right; DS0 \rightarrow Q0, Q0 \rightarrow Q1, etc.
Н	Н	L	\mathcal{L}	Shift Left; DS7 \rightarrow Q7, Q7 \rightarrow Q6, etc.
Н	Н	Н	Χ	Hold


- H = HIGH Voltage Level
- L = LOW Voltage Level X = Immaterial


Logic Symbol











LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Europe Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-532 43 16 80

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton F Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor