*KAD2708C* 



# **8-Bit, 275MSPS Analog-to-Digital Converter**

#### **Description**

The Kenet **KAD2708C** is the industry's lowest power, 8-bit, high performance Analog-to-Digital converter. The converter runs at sampling rates up to 275MSPS, and is fabricated with Kenet's proprietary *FemtoCharge®* CMOS technology. Users can now obtain industry-leading SNR and SFDR specifications while nearly halving power consumption. Sampling rates of 210, 170 and 105MSPS are also available in the same pin-compatible package and in versions with 10-bit resolution. Kenet's KAD2708L offers this performance with LVDS outputs. All are available in 68-pin RoHS-compliant QFN packages with exposed paddle. Performance is specified over the full industrial temperature range (-40 to +85°C).



#### **Key Specifications**

- **SNR of 48.8dB at Nyquist**
- **SFDR of 68dBc at Nyquist**
- **Power consumption**  $\leq 265$ **mW at**  $f_s = 275$ **MSPS**

#### **Features**

- **On-chip reference**
- **Internal track and hold**
- 1.5V<sub>PP</sub> differential input voltage
- **600MHz analog input bandwidth**
- **Two's complement or binary output**
- **Over-range indicator**
- **Selectable ÷2 Clock Input**
- **LVCMOS compatible outputs**

#### **Applications**

- **High-Performance Data Acquisition**
- **Portable Oscilloscope**
- **Medical Imaging**
- **Cable Head Ends**
- **Power-Amplifier Linearization**
- **Radar and Satellite Antenna Array Processing**
- **Broadband Communications**
- **Local Multipoint Distribution System (LMDS)**
- **Communications Test Equipment**

300 Unicorn Park Dr., Woburn, MA 01801 Sales: 1-781-497-0060 Sales@kenetinc.com *FemtoCharge* is a registered trademark of Kenet, Inc. Copyright © 2007, Kenet, Inc. Rev 1.1 Page 1 of 17



#### **Table 1. Pin-Compatible Products**

#### **Absolute Maximum Ratings1**



*1. Exposing the device to levels in excess of the maximum ratings may cause permanent damage. Exposure to maximum conditions for extended periods may affect device reliability.* 

### **Thermal Impedance**



*2. Paddle soldered to ground plane.* 

#### **ESD**



Electrostatic charge accumulates on humans, tools and equipment, and may discharge through any metallic package contacts (pins, balls, exposed paddle, etc.) of an integrated circuit. Industry-standard protection techniques have been utilized in the design of this product. However, reasonable care must be taken in the storage and handling of ESD sensitive products. Contact Kenet for the specific ESD sensitivity rating of this product.

# **Electrical Specifications**

All specifications apply under the following conditions unless otherwise noted: AVDD2 = 1.8V, AVDD3 = 3.3V, OVDD =  $1.8V$ . TA = -40°C to +85°C, Typ values at 25°C. fsAMPLE = 275MSPS fIN = Nyquist.

#### **DC Specifications**





### **Analog Specifications**



### **AC Specifications**



## **Digital Specifications**



### **Timing Diagram**



### **Timing Specifications**



### **Pin Descriptions**



## **Pin Configuration**



Figure 2. Pin Configuration

### **Typical Operating Characteristics**

AVDD3=3.3V, AVDD2=OVDD2 =1.8V, TAMBIENT (TA)=25°C, fsAMPLE=275MHz, VIN=6.865MHz @ -0.5dBFS unless noted.







AVDD3=3.3V, AVDD2=OVDD2 =1.8V, TAMBIENT (TA)=25°C, f<sub>SAMPLE</sub>=275MHz, V<sub>IN</sub> = 6.865MHz @ -0.5dBFS unless noted.



AVDD3=3.3V, AVDD2=OVDD2 =1.8V, TAMBIENT (TA)=25°C, f<sub>SAMPLE</sub>=275MHz unless noted.



Figure 17. Output Spectrum at 492.965MHz

# **Functional Description**

The KAD2708 is based upon a eight bit, 275MSPS A/D converter in a pipelined architecture. The input voltage is captured by a sample & hold circuit and converted to a unit of charge. Proprietary charge domain techniques are used to compare the input to a series of reference charges. These comparisons determine the digital code for each input value. The converter pipeline requires 24 sample clocks to produce a result. Digital error correction is also applied, resulting in a total latency of 28 clock cycles. This is evident to the user as a latency between the start of a conversion and the data being available on the digital outputs.

At start-up, a self-calibration is performed to minimize gain and offset errors. The reset pin (RST) is initially held low internally at power-up and will remain in that state until the calibration is complete. The clock frequency should remain fixed during this time.

Calibration accuracy is maintained for the sample rate at which it is performed, and therefore should be repeated if the clock frequency is changed by more than 10%. Recalibration can be initiated via the RST pin, or power cycling, at any time.

## **Reset**

The KAD2708C resets and calibrates automatically on power-up. To force a reset and initiate recalibration of the ADC after power-up, connect an open-drain output device to drive pin 28 (RST) and pull low for at least ten sample clock periods. Do not use a device with a pull-up on the reset pin, as it may prevent the KAD2708 from properly executing the power-on reset.

## **Voltage Reference**

The VREF pin is the full-scale reference, which sets the full-scale input voltage for the chip and requires a bypass capacitor of 0.1uF or larger. An internally generated reference voltage is provided from a bandgap voltage buffer. This buffer can sink or source up to 50µA externally.

An external voltage may be applied to this pin to provide a more accurate reference than the internally generated bandgap voltage or to match the full-scale reference among a system of KAD2708C chips. One option in the latter configuration is to use one KAD2708C's internally generated reference as the external reference voltage for the other chips in the system. Additionally, an externally provided reference can be changed from the nominal value to adjust the full-scale input voltage within a limited range.

To select whether the full-scale reference is internally generated or externally provided, the digital input port VREFSEL should be set appropriately, low for internal or high for external. This pin also has an internal 18kΩ pull-up resistor. To use the internally generated reference VREFSEL can be tied directly to AVSS, and to use an external reference VREFSEL can be allowed to float.

# **Analog Input**

The fully differential ADC input (INP/INN) connects to the sample and hold circuit. The ideal full-scale input voltage is 1.5V<sub>PP</sub>, centered at the VCM voltage of 0.86V as shown in Figure 18.





Best performance is obtained when the analog inputs are driven differentially in an ac-coupled configuration. The common mode output voltage, VCM, should be used to properly bias each input as shown in Figures 19 and 20. An RF transformer will give the best noise and distortion performance for wideband and/or high intermediate frequency (IF) inputs. The recommended biasing is shown in Figure 19.



Figure 19. Transformer Input

The value of the termination resistor should be determined based on the desired impedance. The differential input impedance of the KAD2708 is 10MΩ.

A differential amplifier can be used in applications that require dc coupling, at the expense of reduced dynamic performance. In this configuration the amplifier will typically reduce the achievable SNR and distortion performance. A typical differential amplifier configuration is shown in Figure 20.



Figure 20. Differential Amplifier Input

## **Clock Input**

The clock input circuit is a differential pair (see Figure 24). Driving these inputs with a high level (up to  $1.8V_{PP}$ ) on each input) sine or square wave will provide the lowest jitter performance. The recommended drive circuit is shown in Figure 21. The clock inputs can be driven single-ended, but this is not recommended as performance will suffer.



Figure 21. Recommended Clock drive

The CLKDIV pin is a 1.8V CMOS control pin (input) that selects whether the input clock frequency is passed directly to the ADC or divided by two. Applying a low level will divide by two; 1.8V applied (or left floating) will not divide.

Use of the clock divider is optional. The KAD2708C's ADC requires a clock with 50% duty cycle for optimum performance. If such a clock is not available, one option is to generate twice the desired sampling rate, then use the KAD2708C's divide-by-2 to generate a 50%-duty-cycle clock. The divider only uses the rising edge of the clock, so 50% clock duty cycle is assured .

<b>CLKDIV Pin</b>	<b>Divide Ratio</b>
<b>AVSS</b>	
AVDD	

Table 3. CLKDIV Pin Settings

#### **Jitter**

 $\sqrt{2}$ 

In a sampled data system, clock jitter directly impacts the achievable SNR performance. The theoretical relationship between clock jitter and maximum SNR is shown in Equation 1 and is illustrated in Figure 22. 22.

$$
SNR = 20 \log_{10} \left( \frac{1}{2\pi f_{IN} t_J} \right)
$$

Where tj is the RMS uncertainty in the sampling instant.

#### Equation 1.

This relationship shows the SNR that would be achieved if clock jitter were the only non-ideal factor. In reality, achievable SNR is limited by internal factors such as differential nonlinearity, aperture jitter and thermal noise.



Figure 22. SNR vs. Clock Jitter

Any internal aperture jitter combines with the input clock jitter, in a root-sum-square fashion since they are not statistically correlated, and this determines the total jitter in the system. The total jitter, combined with other noise sources, then determines the achievable SNR.

### **Equivalent Circuits**



Figure 23. Analog Inputs



Figure 24. Clock Inputs



Figure 25. LVCMOS Outputs

# **Layout Considerations**

#### **Split Ground and Power Planes**

Data converters operating at high sampling frequencies require extra care in PC board layout. Many complex board designs benefit from isolating the analog and digital sections. Analog supply and ground planes should be laid out under signal and clock inputs. Locate the digital planes under outputs and logic pins. Grounds should be joined under the chip.

#### **Clock Input Considerations**

Use matched transmission lines to the inputs for the analog input and clock signals. Locate transformers, drivers and terminations as close to the chip as possible.

## **Bypass and Filtering**

Bulk capacitors should have low equivalent series resistance. Tantalum is a good choice. For best performance, keep ceramic bypass capacitors very close to device pins. Longer traces will increase inductance, resulting in diminished dynamic performance and accuracy. Make sure that connections to ground are direct and low impedance. Avoid forming ground loops.

### **LVCMOS Outputs**

Output traces and connections must be designed for 50Ω characteristic impedance.

#### **Unused Inputs**

Three of the four standard logic inputs (RESET, CLKDIV, 2SC) which will not be operated do not require connection for best ADC performance. These inputs can be left open if they are not used. VREFSEL must be held low for internal reference, but can be left open for external reference.

## **Definitions**

**Analog Input Bandwidth** is the analog input frequency at which the spectral output power at the fundamental frequency (as determined by FFT analysis) is reduced by 3dB from its full-scale low-frequency value. This is also referred to as Full Power Bandwidth.

**Aperture Delay or Sampling Delay** is the time required after the rise of the clock input for the sampling switch to open, at which time the signal is held for conversion.

**Aperture Jitter** is the RMS variation in aperture delay for a set of samples.

**Clock Duty Cycle** is the ratio of the time the clock wave is at logic high to the total time of one clock period.

**Differential Non-Linearity (DNL)** is the deviation of any code width from an ideal 1 LSB step.

**Effective Number of Bits (ENOB)** is an alternate method of specifying Signal to Noise-and-Distortion Ratio (SINAD). In dB, it is calculated as:  $ENOB =$ (SINAD-1.76) / 6.02.

**Integral Non-Linearity (INL)** is the deviation of each individual code from a line drawn from negative fullscale (1/2 LSB below the first code transition) through positive full-scale (1/2 LSB above the last code transition). The deviation of any given code from this line is measured from the center of that code.

**Least Significant Bit (LSB)** is the bit that has the smallest value or weight in a digital word. Its value in terms of input voltage is VFS/(2N-1) where N is the resolution in bits.

**Missing Codes** are output codes that are skipped and will never appear at the ADC output. These codes cannot be reached with any input value.

**Most Significant Bit (MSB)** is the bit that has the largest value or weight. Its value in terms of input voltage is VFS/2.

**Pipeline Delay** is the number of clock cycles between the initiation of a conversion and the appearance at the output pins of the corresponding data.

**Power Supply Rejection Ratio (PSRR)** is the ratio of a change in power supply voltage to the input voltage necessary to negate the resultant change in output code.

**Signal to Noise-and-Distortion (SINAD)** is the ratio of the RMS signal amplitude to the RMS value of the sum of all other spectral components below one half the clock frequency, including harmonics but excluding DC.

**Signal-to-Noise Ratio** (without Harmonics) is the ratio of the RMS signal amplitude to the sum of all other spectral components below one-half the sampling frequency, excluding harmonics and DC.

**Spurious-Free-Dynamic Range (SFDR)** is the ratio of the RMS signal amplitude to the RMS value of the peak spurious spectral component. The peak spurious spectral component may or may not be a harmonic.

**Two-Tone SFDR** is the ratio of the RMS value of either input tone to the RMS value of the peak spurious component. The peak spurious component may or may not be an IMD product.



### **Outline Dimensions**



#### **Package Dimensions (mm)**



### **Ordering Guide**



This product is compliant with EU directive 2002/95/EC regarding the Restriction of Hazardous Substances (RoHS). Contact Kenet for a materials declaration for this product.

