

## M27C64A

## 64K (8K x 8) UV EPROM and OTP ROM

- VERY FAST ACCESS TIME: 150ns
- COMPATIBLE with HIGH SPEED MICROPROCESSORS, ZERO WAIT STATE
- LOW POWER "CMOS" CONSUMPTION:
  - Active Current 30mA
  - Standby Current 100µA
- PROGRAMMING VOLTAGE: 12.5V
- ELECTRONIC SIGNATURE for AUTOMATED PROGRAMMING
- HIGH SPEED PROGRAMMING (less than 1 minute)

## DESCRIPTION


The M27C64A is a high speed 65,536 bit UV erasable and electrically programmable memory EPROM ideally suited for microprocessor systems requiring large programs. It is organized as 8,192 by 8 bits.


The 28 pin Window Ceramic Frit-Seal Dual-in-Line package has transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. Anew pattern can then be written to the device by following the programming procedure.

For applications where the content is programmed only on time and erasure is not required, the M27C64A is offered in Plastic Leaded Chip Carrier package.

## Table 1. Signal Names

A0 - A12	Address Inputs
Q0 - Q7	Data Outputs
Ē	Chip Enable
G	Output Enable
P	Program
V <sub>PP</sub>	Program Supply
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground





## Table 2. Absolute Maximum Ratings (1)

Querralia	Decentry	Value	11
Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature	-40 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-50 to 125	°C
T <sub>STG</sub>	Storage Temperature	–65 to 150	°C
V <sub>IO (2)</sub>	Input or Output Voltages (except A9)	–2 to 7	V
V <sub>CC</sub>	Supply Voltage	–2 to 7	V
V <sub>A9</sub> <sup>(2)</sup>	A9 Voltage	–2 to 13.5	V
V <sub>PP</sub>	Program Supply Voltage	–2 to 14	V

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents

2. Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is  $V_{CC}$  +0.5V with possible overshoot to  $V_{CC}$  +2V for a period less than 20ns.

#### **DEVICE OPERATION**

The modes of operation of the M27C64A are listed in the Operating Modes table. A single 5V power supply is required in the read mode. All inputs are TTL levels except for VPP and 12V on A9 for Electronic Signature.

#### **Read Mode**

The M27C64A has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{E}$ ) is the power control and should be used for device selection. Output Enable  $(\overline{G})$  is the output control and should





## Figure 2B. LCC Pin Connections

be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time ( $t_{AVQV}$ ) is equal to the delay from  $\overline{E}$  to output ( $t_{ELQV}$ ). Data is available at the output after a delay of  $t_{GLQV}$  from the falling edge of  $\overline{G}$ , assuming that  $\overline{E}$  has been low and the addresses have been stable for at least  $t_{AVQV}$ - $t_{GLQV}$ .

### Standby Mode

The M27C64A has a standby mode which reduces the active current from 30mA to  $100\mu$ A. The M27C64A is placed in the standby mode by applying a CMOS high signal to the  $\overline{E}$  input. When in the standby mode, the outputs are in a high impedance state, independent of the  $\overline{G}$  input.

#### **Two Line Output Control**

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- b. complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines,  $\overline{E}$  should be decoded and used as the primary device selecting function, while  $\overline{G}$  should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

#### **System Considerations**

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current,  $I_{CC}$ , has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of  $\overline{E}$ . The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output.

The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a  $0.1\mu\text{F}$  ceramic capacitor be used on every device between  $V_{CC}$  and  $V_{SS}$ . This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a  $4.7\mu\text{F}$  bulk electrolytic capacitor should be used between  $V_{CC}$  and  $V_{SS}$  for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

Mode	Ē	G	P	A9	V <sub>PP</sub>	Q0 - Q7
Read	VIL	V <sub>IL</sub>	V <sub>IH</sub>	Х	V <sub>CC</sub>	Data Out
Output Disable	VIL	Vih	Vih	Х	Vcc	Hi-Z
Program	VIL	VIH	V <sub>IL</sub> Pulse	Х	V <sub>PP</sub>	Data In
Verify	VIL	VIL	ViH	Х	V <sub>PP</sub>	Data Out
Program Inhibit	VIH	Х	Х	Х	V <sub>PP</sub>	Hi-Z
Standby	V <sub>IH</sub>	Х	Х	Х	V <sub>CC</sub>	Hi-Z
Electronic Signature	VIL	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>CC</sub>	Codes

## Table 3. Operating Modes

Note: X = V<sub>IH</sub> or V<sub>IL</sub>, V<sub>ID</sub> =  $12V \pm 0.5V$ 

## Table 4. Electronic Signature

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	QÛ	Hex Data
Manufacturer's Code	VIL	1	0	0	1	1	0	1	1	9Bh
Device Code	Vih	0	0	0	0	1	0	0	0	08h




## AC MEASUREMENT CONDITIONS

Input Rise and Fall Times	≤ 20ns
Input Pulse Voltages	0.4 to 2.4V
Input and Output Timing Ref. Voltages	0.8 to 2.0V


Note that Output Hi-Z is defined as the point where data is no longer driven.

## Figure 3. AC Testing Input Output Waveforms






3



## Table 5. Capacitance <sup>(1)</sup> ( $T_A = 25 \circ C$ , f = 1 MHz)

Symbol	Parameter	Test Condition 🛬 🛛	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{\rm IN} = 0V$		6	pF
Cout	Output Capacitance	V <sub>OUT</sub> = 0V		12	pF
Note: 1. Sampled o	nly, not 100% tested.				

## Figure 5. Read Mode AC Waveforms





## Table 6. Read Mode DC Characteristics <sup>(1)</sup>

Symbol	Parameter	<b>Test Condition</b>	Min	Max	Unit
١LI	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±10	μA
ILO	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$		±10	μA
Icc	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 5MHz$		30	mA
Icc1	Supply Current (Standby) TTL	E = VIH		1	mA
Icc2	Supply Current (Standby) CMOS	$\overline{E}$ > V <sub>CC</sub> – 0.2V		100	μA
IPP	Program Current	$V_{PP} = V_{CC}$		100	μA
VIL	Input Low Voltage		-0.3	0.8	V
VIH <sup>(2)</sup>	Input High Voltage		2	V <sub>CC</sub> + 1	V
Vol	Output Low Voltage	$I_{OL} = 2.1 \text{mA}$		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4		V
VОН	Output High Voltage CMOS	I <sub>OH</sub> = −100μA	$V_{CC} - 0.7V$		V

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously with or after V<sub>PP</sub>. 2. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V. Table 7. Read Mode AC Characteristics <sup>(1)</sup> (T<sub>A</sub> = 0 to 70 °C or -40 to 85 °C: V<sub>CC</sub> = 5V  $\pm$  10%; V<sub>PP</sub> = V<sub>CC</sub>)

Table 7.	Read Mode A	C Characteristics (1)	

	-											
			• )` \	M27C64A								
Symbol	Alt	Parameter	Test Condition	-1	15	-2	20	-2	25	-3	30	Unit
				Min	Max	Min	Мах	Min	Max	Min	Max	
tavqv	tacc	Address Valid to Output Valid	$\overline{E} = V_{IL},  \overline{G} = V_{IL}$		150		200		250		300	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		150		200		250		300	ns
t <sub>GLQV</sub>	toe	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		75		80		100		120	ns
t <sub>EHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	50	0	50	0	60	0	105	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	50	0	50	0	60	0	105	ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Address Transition to Output Transition	$\overline{E} = V_{IL},  \overline{G} = V_{IL}$	0		0		0		0		ns

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously with or after V<sub>PP</sub>. 2. Sampled only, not 100% tested.



# Table 8. Programming Mode DC Characteristics <sup>(1)</sup> (T<sub>A</sub> = 25 °C; V<sub>CC</sub> = 6V $\pm$ 0.25V; V<sub>PP</sub> = 12.5V $\pm$ 0.3V)

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$V_{IL} \leq V_{IN} \leq V_{IH}$		±10	μA
lcc	Supply Current			30	mA
Ірр	Program Current	$\overline{E} = V_{IL}$		30	mA
VIL	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage		2	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2.1 \text{mA}$		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = -400µА	2.4		V
VID	A9 Voltage		11.5	12.5	V

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

## Table 9. Programming Mode AC Characteristics <sup>(1)</sup> (T<sub>A</sub> = 25 °C; V<sub>CC</sub> = 6V $\pm$ 0.25V; V<sub>PP</sub> = 12.5V $\pm$ 0.3V)

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t <sub>AVPL</sub>	t <sub>AS</sub>	Address Valid to Program Low	CO.	2		μs
t <sub>QVPL</sub>	t <sub>DS</sub>	Input Valid to Program Low		2		μs
t <sub>∨PHPL</sub>	t <sub>VPS</sub>	VPP High to Program Low		2		μs
t <sub>VCHPL</sub>	t <sub>VCS</sub>	V <sub>CC</sub> High to Program Low		2		μs
telpl	tces	Chip Enable Low to Program Low		2		μs
		Program Pulse Width (Initial)		0.95	1.05	ms
t <sub>PLPH</sub>	t <sub>PW</sub>	Program Pulse Width (Over Program)		2.85	78.75	ms
t <sub>PHQX</sub>	t <sub>DH</sub>	Program High to Input Transition		2		μs
t <sub>QXGL</sub>	toes	Input Transition to Output Enable Low		2		μs
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid			100	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	tDFP	Output Enable High to Output Hi-Z		0	130	ns
t <sub>GHAX</sub>	t <sub>AH</sub>	Output Enable High to Address Transition		0		ns

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. 2. Sampled only, not 100% tested.







Figure 6. Programming and Verify Modes AC Waveforms

## Figure 7. Programming Flowchart



## Programming

When delivered (and after each erasure for UV EPROM), all bits of the M27C64A are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by die exposition to ultraviolet light (UV EPROM). The M27C64A is in the programming mode when  $V_{pp}$  input is at 12.5V, and E and P are at TTL-low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V<sub>CC</sub> is specified to be 6V  $\pm$  0.25V.

## **High Speed Programming**

The high speed programming algorithm, described in the flowchart, rapidly programs the M27C64A using an efficient and reliable method, particularly suited to the production programming environment. An individual device will take around 1 minute to program.

## **Program Inhibit**

Programming of multiple M27C64A in parallel with different data is also easily accomplished. Except for  $\overline{E}$ , all like inputs including  $\overline{G}$  of the parallel M27C64A may be common. A TTL low level pulse applied to a M27C64A  $\overline{E}$  input, with  $\overline{P}$  low and V<sub>PP</sub>



## DEVICE OPERATIONS (cont'd)

at 12.5V, will program that M27C64A. A high level  $\overline{E}$  input inhibits the other M27C64A from being programmed.

#### **Program Verify**

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with  $\overline{E}$ and  $\overline{G}$  at V<sub>IL</sub>,  $\overline{P}$  at V<sub>IH</sub>, V<sub>PP</sub> at 12.5V and V<sub>CC</sub> at 6V.


#### **Electronic Signature**

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. This mode is functional in the  $25^{\circ}C \pm 5^{\circ}C$  ambient temperature range that is required when programming the M27C64A. To activate this mode, the programming equipmentmust force 11.5V to 12.5V on address line A9 of the M27C64A, with V<sub>PP</sub>=V<sub>CC</sub>=5V. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during Electronic Signature mode.

Byte 0 (A0= $V_{IL}$ ) represents the manufacturer code and byte 1 (A0= $V_{IH}$ ) the device identifier code. For the SGS-THOMSON M27C64A, these two identifier bytes are given in Table 4 and can be read-out on outputs Q0 to Q7.

## **ERASURE OPERATION (applies to UV EPROM)**

The erasure characteristics of the M27C64A is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27C64A in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27C64A is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27C64A window to prevent unintentional era-The recommended erasure procedure for sure. the M27C64A is exposure to short wave ultraviolet light which has a wavelength of 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm<sup>2</sup>. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 uW/cm<sup>2</sup> power rating. The M27C64A should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.



ORDERING INFORMATION SCHEME


For a list of available options (Speed, Package, etc...) refer to the current Memory Shortform catalogue. For further information on any aspect of this device, please contact SGS-THOMSON Sales Office nearest to you.



Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А			5.71			0.225
A1		0.50	1.78		0.020	0.070
A2		3.90	5.08		0.154	0.200
В		0.40	0.55		0.016	0.022
B1		1.17	1.42		0.046	0.056
С		0.22	0.31		0.009	0.012
D			38.10			1.500
E		15.40	15.80		0.606	0.622
E1		13.05	13.36		0.514	0.526
e1	2.54	-	-	0.100	-	-
e3	33.02	_	-	1.300	-	-
eA		16.17	18.32		0.637	0.721
L		3.18	4.10	3. 4.4	0.125	0.161
S		1.52	2.49	2 12 1	0.060	0.098
Ø	7.11	_	- 3	0.280	-	-
α		4°	15°	COT	<b>4</b> °	15°
N	28			28		

## FDIP28W - 28 pin Ceramic Frit-seal DIP, with window


FDIP28W





Symb	mm			inches		
	Тур	Min	Мах	Тур	Min	Max
А		2.54	3.56		0.100	0.140
A1		1.52	2.41		0.060	0.095
В		0.33	0.53		0.013	0.021
B1		0.66	0.81		0.026	0.032
D		12.32	12.57		0.485	0.495
D1		11.35	11.56		0.447	0.455
D2		9.91	10.92		0.390	0.430
Е		14.86	15.11		0.585	0.595
E1		13.89	14.10		0.547	0.555
E2		12.45	13.46		0.490	0.530
е	1.27	-	-	0.050	- 14	_
Ν		32		A 34	32	
Nd		7	. 3	3	7	
Ne		9	13	-01	9	
СР		-	0.10			0.004

## PLCC32 - 32 lead Plastic Leaded Chip Carrier - rectangular



SGS-THOMSON

<u>لرکم</u>

Drawing is no to scale

10/11



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1995 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

