



M28C16B M28C17B

16 Kbit (2K x 8) Parallel EEPROM With Software Data Protection

PRELIMINARY DATA

- Fast Access Time: 90 ns at $V_{CC}=5V$
- Single Supply Voltage:
 - 4.5 V to 5.5 V for M28CxxB
 - 2.7 V to 3.6 V for M28CxxB-W
- Low Power Consumption
- Fast BYTE and PAGE WRITE (up to 64 Bytes)
 - 3 ms at $V_{CC}=4.5 V$
 - 5 ms at $V_{CC}=2.7 V$
- Enhanced Write Detection and Monitoring:
 - Data Polling
 - Toggle Bit
 - Page Load Timer Status
- JEDEC Approved Byte-wide Pin-Out
- Software Data Protection
- 100000 Erase/Write Cycles (minimum)
- Data Retention (minimum): 40 Years

DESCRIPTION


The M28C16B and M28C17B devices consist of 2048x8 bits of low power, parallel EEPROM, fabricated with STMicroelectronics' proprietary single polysilicon CMOS technology. The devices offer fast access time, with low power dissipation, and require a single voltage supply.

Table 1. Signal Names

A0-A10	Address Input
DQ0-DQ7	Data Input / Output
\bar{W}	Write Enable
\bar{E}	Chip Enable
\bar{G}	Output Enable
$\bar{R}\bar{B}$	Ready/Busy (M28C17B only)
V_{CC}	Supply Voltage
V_{SS}	Ground




Figure 1. Logic Diagram




M28C16B, M28C17B

Figure 2A. PLLC Connections



Note: 1. NC = Not Connected

Figure 2B. PLLC Connections



Note: 1. NC = Not Connected

The M28C17B is like the M28C16B in every way, except that it has an extra ready/busy (\overline{RB}) output. The device has been designed to offer a flexible microcontroller interface, featuring software handshaking, with Data Polling and Toggle Bit. The device supports a 64 byte Page Write operation. Software Data Protection (SDP) is also supported, using the standard JEDEC algorithm.

SIGNAL DESCRIPTION

The external connections to the device are summarized in Table 1, and their use in Table 3.

Addresses (A0-A10). The address inputs are used to select one byte from the memory array during a read or write operation.

Data In/Out (DQ0-DQ7). The contents of the data byte are written to, or read from, the memory array through the Data I/O pins.

Chip Enable (\overline{E}). The chip enable input must be held low to enable read and write operations. When Chip Enable is high, power consumption is reduced.

Output Enable (\overline{G}). The Output Enable input controls the data output buffers, and is used to initiate read operations.

Write Enable (\overline{W}). The Write Enable input controls whether the addressed location is to be read, from or written to.

Ready/Busy (\overline{RB}). Ready/Busy (on the M28C17B only) is an open drain output that can be used to detect the end of the internal write cycle.

DEVICE OPERATION

In order to prevent data corruption and inadvertent write operations, an internal V_{CC} comparator inhibits the Write operations if the V_{CC} voltage is lower than V_{WI} (see Table 4A). Once the voltage applied on the V_{CC} pin goes over the V_{WI} threshold ($V_{CC} > V_{WI}$), write access to the memory is allowed after a time-out t_{PUW} , as specified in Table 4A.

Further protection against data corruption is offered by the \overline{E} and \overline{W} low pass filters: any glitch, on the \overline{E} and \overline{W} inputs, with a pulse width less than 10 ns (typical) is internally filtered out to prevent inadvertent write operations to the memory.

Read

The device is accessed like a static RAM. When \overline{E} and \overline{G} are low, and \overline{W} is high, the contents of the addressed location are presented on the I/O pins. Otherwise, when either \overline{G} or \overline{E} is high, the I/O pins revert to their high impedance state.

Write

Write operations are initiated when both \overline{W} and \overline{E} are low and \overline{G} is high. The device supports both \overline{W} -controlled and \overline{E} -controlled write cycles (as shown in Figure 11 and Figure 12). The address is latched during the falling edge of \overline{W} or \overline{E} (which ever occurs later) and the data is latched on the rising edge of \overline{W} or \overline{E} (which ever occurs first). After a delay, t_{WLQ5H} , that cannot be shorter than the value specified in Table 10A, the internal write cycle starts. It continues, under internal timing control, until the write operation is complete. The commencement of this period can be detected by reading the Page Load Timer Status on DQ5. The

M28C16B, M28C17B

Table 3. Operating Modes ¹

Mode	\bar{E}	\bar{G}	\bar{W}	DQ0-DQ7
Stand-by	1	X	X	Hi-Z
Output Disable	X	1	X	Hi-Z
Write Disable	X	X	1	Hi-Z
Read	0	0	1	Data Out
Write	0	1	0	Data In
Chip Erase	0	V	0	Hi-Z

Note: 1. 0=V_{IL}; 1=V_{IH}; X = V_{IH} or V_{IL}; V=12V ± 5%.

end of the cycle can be detected by reading the status of the Data Polling and the Toggle Bit functions on DQ7 and DQ6.

Page Write

The Page Write mode allows up to 64 bytes to be written on a single page in a single go. This is achieved through a series of successive Write operations, no two of which are separated by more than the t_{WLQ5H} value (as specified in Table 10A).

The page write can be initiated during any byte write operation. Following the first byte write instruction the host may send another address and data with a minimum data transfer rate of:

1/t_{WLQ5H}.

The internal write cycle can start at any instant after t_{WLQ5H}. Once initiated, the write operation is internally timed, and continues, uninterrupted, until completion.

All bytes must be located on the same page address (A10-A6 must be the same for all bytes).

Otherwise, the Page Write operation is not executed.

As with the single byte Write operation, described above, the DQ5, DQ6 and DQ7 lines can be used to detect the beginning and end of the internally controlled phase of the Page Write cycle.

Software Data Protection (SDP)

The device offers a software-controlled write-protection mechanism that allows the user to inhibit all write operations to the device. This can be useful for protecting the memory from inadvertent write cycles that may occur during periods of instability (uncontrolled bus conditions when excessive noise is detected, or when power supply levels are outside their specified values).

By default, the device is shipped in the “unprotected” state: the memory contents can be freely changed by the user. Once the Software Data Protection Mode is enabled, all write commands are

Table 4A. Power-Up Timing¹ for M28CxxB (5V range)

(T_A = 0 to 70 °C or -40 to 85 °C; V_{CC} = 4.5 to 5.5 V)

Symbol	Parameter	Min.	Max.	Unit
t _{PUR}	Time Delay to Read Operation		1	μs
t _{PUW}	Time Delay to Write Operation (once V _{CC} ≥ V _{WI})		10	ms
V _{WI}	Write Inhibit Threshold	3.0	4.2	V

Note: 1. Sampled only, not 100% tested.


Table 4B. Power-Up Timing¹ for M28CxxB-W (3V range)

(T_A = 0 to 70 °C or -40 to 85 °C; V_{CC} = 2.7 to 3.6 V)

Symbol	Parameter	Min.	Max.	Unit
t _{PUR}	Time Delay to Read Operation		1	μs
t _{PUW}	Time Delay to Write Operation (once V _{CC} ≥ V _{WI})		15	ms
V _{WI}	Write Inhibit Threshold	1.5	2.5	V

Note: 1. Sampled only, not 100% tested.

Figure 4. Software Data Protection Enable Algorithm and Memory Write



Note: 1. The most significant address bits (A10 to A6) differ during these specific Page Write operations.

ignored, and have no effect on the memory contents.

The device remains in this mode until a valid Software Data Protection disable sequence is received. The device reverts to its “unprotected” state.

The status of the Software Data Protection (enabled or disabled) is represented by a non-volatile latch, and is remembered across periods of the power being off.

The Software Data Protection Enable command consists of the writing of three specific data bytes to three specific memory locations (each location being on a different page), as shown in Figure 4.

Similarly to disable the Software Data Protection, the user has to write specific data bytes into six dif-

ferent locations, as shown in Figure 6. This complex series of operations protects against the chance of inadvertent enabling or disabling of the Software Data Protection mechanism.

Figure 6. Software Data Protection Disable Algorithm




Figure 5. Status Bit Assignment




Figure 7. Chip Erase AC Waveforms




Table 5. Chip Erase AC Characteristics¹

($T_A = 0$ to $70\text{ }^\circ\text{C}$ or -40 to $85\text{ }^\circ\text{C}$; $V_{CC} = 4.5$ to 5.5 V or 2.7 to 3.6 V)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
t_{ELWL}	Chip Enable Low to Write Enable Low	$\bar{G} = V_{CC} + 7V$	1		μs
t_{WHEH}	Write Enable High to Chip Enable High	$\bar{G} = V_{CC} + 7V$	0		ns
t_{WLWH2}	Write Enable Low to Write Enable High	$\bar{G} = V_{CC} + 7V$	10		ms
t_{GLWH}	Output Enable Low to Write Enable High	$\bar{G} = V_{CC} + 7V$	1		μs
t_{WHRH}	Write Enable High to Write Enable Low	$\bar{G} = V_{CC} + 7V$		3	ms

Note: 1. Sampled only, not 100% tested.

When SDP is enabled, the memory array can still have data written to it, but the sequence is more complex (and hence better protected from inadvertent use). The sequence is as shown in Figure 4. This consists of an unlock key, to enable the write action, at the end of which the SDP continues to be enabled. This allows the SDP to be enabled, and data to be written, within a single Write cycle (t_{WC}).

Software Chip Erase

The contents of the entire memory are erased (set to FFh) by holding Chip Enable (\bar{E}) low, and holding Output Enable (\bar{G}) at $V_{CC}+7.0V$. The chip is cleared when a 10 ms low pulse is applied to the Write Enable (\bar{W}) signal (see Figure 7 and Table 5 for details).

Status Bits

The devices provide three status bits (DQ7, DQ6 and DQ5), for use during write operations. These allow the application to use the write time latency of the device for getting on with other work. These signals are available on the I/O port bits DQ7, DQ6 and DQ5 (but only during programming cycle,

once a byte or more has been latched into the memory).

Data Polling bit (DQ7). The internally timed write cycle starts after t_{WLQ5H} (defined in Table 10A) has elapsed since the previous byte was latched in to the memory. The value of the DQ7 bit of this last byte, is used as a signal throughout this write operation: it is inverted while the internal write operation is underway, and is inverted back to its original value once the operation is complete.

Toggle bit (DQ6). The device offers another way for determining when the internal write cycle is completed. During the internal Erase/Write cycle, DQ6 toggles from '0' to '1' and '1' to '0' (the first read value being '0') on subsequent attempts to read any byte of the memory. When the internal write cycle is complete, the toggling is stopped, and the values read on DQ7-DQ0 are those of the addressed memory byte. This indicates that the device is again available for new Read and Write operations.

Page Load Timer Status bit (DQ5). An internal timer is used to measure the period between suc-

Table 6A. Read Mode DC Characteristics for M28CxxB (5V range) $(T_A = 0 \text{ to } 70 \text{ }^\circ\text{C}$ or $-40 \text{ to } 85 \text{ }^\circ\text{C}$; $V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
I_{LI}	Input Leakage Current	$0 \text{ V} \leq V_{IN} \leq V_{CC}$		10	μA
I_{LO}	Output Leakage Current	$0 \text{ V} \leq V_{OUT} \leq V_{CC}$		10	μA
I_{CC}^1	Supply Current (TTL inputs)	$\bar{E} = V_{IL}, \bar{G} = V_{IL}, f = 5 \text{ MHz}$		30	mA
	Supply Current (CMOS inputs)	$\bar{E} = V_{IL}, \bar{G} = V_{IL}, f = 5 \text{ MHz}$		25	mA
I_{CC1}^1	Supply Current (Stand-by) TTL	$\bar{E} = V_{IH}$		1	mA
I_{CC2}^1	Supply Current (Stand-by) CMOS	$\bar{E} > V_{CC} - 0.3\text{V}$		100	μA
V_{IL}	Input Low Voltage		-0.3	0.8	V
V_{IH}	Input High Voltage		2	$V_{CC} + 0.5$	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$		0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -400 \mu\text{A}$	2.4		V

Note: 1. All inputs and outputs open circuit.

Table 6B. Read Mode DC Characteristics for M28CxxB-W (3V range) $(T_A = 0 \text{ to } 70 \text{ }^\circ\text{C}$ or $-40 \text{ to } 85 \text{ }^\circ\text{C}$; $V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
I_{LI}	Input Leakage Current	$0 \text{ V} \leq V_{IN} \leq V_{CC}$		10	μA
I_{LO}	Output Leakage Current	$0 \text{ V} \leq V_{OUT} \leq V_{CC}$		10	μA
I_{CC}^1	Supply Current (CMOS inputs)	$\bar{E} = V_{IL}, \bar{G} = V_{IL}, f = 5 \text{ MHz}, V_{CC} = 3.3\text{V}$		8	mA
		$\bar{E} = V_{IL}, \bar{G} = V_{IL}, f = 5 \text{ MHz}, V_{CC} = 3.6\text{V}$		10	mA
I_{CC2}^1	Supply Current (Stand-by) CMOS	$\bar{E} > V_{CC} - 0.3\text{V}$		20	μA
V_{IL}	Input Low Voltage		-0.3	0.6	V
V_{IH}	Input High Voltage		2	$V_{CC} + 0.5$	V
V_{OL}	Output Low Voltage	$I_{OL} = 1.6 \text{ mA}$		$0.2 V_{CC}$	V
V_{OH}	Output High Voltage	$I_{OH} = -400 \mu\text{A}$	$0.8 V_{CC}$		V

Note: 1. All inputs and outputs open circuit.

cessive Write operations, up to t_{WLQ5H} (defined in Table 10A). The DQ5 line is held low to show when this timer is running (hence showing that the device has received one write operation, and is waiting for the next). The DQ5 line is held high when the counter has overflowed (hence showing that the device is now starting the internal write to the memory array).

M28C16B, M28C17B

Table 7. Input and Output Parameters¹ ($T_A = 25\text{ }^\circ\text{C}$, $f = 1\text{ MHz}$)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0\text{ V}$		6	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0\text{ V}$		12	pF

Note: 1. Sampled only, not 100% tested.

Table 8. AC Measurement Conditions

Input Rise and Fall Times	$\leq 20\text{ ns}$
Input Pulse Voltages	0.4 V to 2.4 V
Input and Output Timing Reference Voltages	0.8 V to 2.0 V

Figure 8. AC Testing Input Output Waveforms




Figure 9. AC Testing Equivalent Load Circuit




Table 9A. Read Mode AC Characteristics for M28CxxB (5V range)
 ($T_A = 0$ to 70 °C or -40 to 85 °C; $V_{CC} = 4.5$ to 5.5 V)

Symbol	Alt.	Parameter	Test Condition	M28CxxB				Unit
				-90		-12		
				Min	Max	Min	Max	
t_{AVQV}	t_{ACC}	Address Valid to Output Valid	$\bar{E} = V_{IL}$, $\bar{G} = V_{IL}$		90		120	ns
t_{ELQV}	t_{CE}	Chip Enable Low to Output Valid	$\bar{G} = V_{IL}$		90		120	ns
t_{GLQV}	t_{OE}	Output Enable Low to Output Valid	$\bar{E} = V_{IL}$		40		45	ns
t_{EHQZ}^1	t_{DF}	Chip Enable High to Output Hi-Z	$\bar{G} = V_{IL}$	0	40	0	45	ns
t_{GHQZ}^1	t_{DF}	Output Enable High to Output Hi-Z	$\bar{E} = V_{IL}$	0	40	0	45	ns
t_{AXQX}	t_{OH}	Address Transition to Output Transition	$\bar{E} = V_{IL}$, $\bar{G} = V_{IL}$	0		0		ns

Note: 1. Output Hi-Z is defined as the point at which data is no longer driven.

Table 9B. Read Mode AC Characteristics for M28CxxB-W (3V range)
 ($T_A = 0$ to 70 °C or -40 to 85 °C; $V_{CC} = 2.7$ to 3.6 V)

Symbol	Alt.	Parameter	Test Condition	M28CxxB-W				Unit
				-12		-15		
				Min	Max	Min	Max	
t_{AVQV}	t_{ACC}	Address Valid to Output Valid	$\bar{E} = V_{IL}$, $\bar{G} = V_{IL}$		120		150	ns
t_{ELQV}	t_{CE}	Chip Enable Low to Output Valid	$\bar{G} = V_{IL}$		120		150	ns
t_{GLQV}	t_{OE}	Output Enable Low to Output Valid	$\bar{E} = V_{IL}$		80		80	ns
t_{EHQZ}^1	t_{DF}	Chip Enable High to Output Hi-Z	$\bar{G} = V_{IL}$	0	45	0	50	ns
t_{GHQZ}^1	t_{DF}	Output Enable High to Output Hi-Z	$\bar{E} = V_{IL}$	0	45	0	50	ns
t_{AXQX}	t_{OH}	Address Transition to Output Transition	$\bar{E} = V_{IL}$, $\bar{G} = V_{IL}$	0		0		ns

Note: 1. Output Hi-Z is defined as the point at which data is no longer driven.

M28C16B, M28C17B

Table 10A. Write Mode AC Characteristics for M28CxxB (5V range)
($T_A = 0$ to 70 °C or -40 to 85 °C; $V_{CC} = 4.5$ to 5.5 V)

Symbol	Alt.	Parameter	Test Condition	M28C17B		Unit
				Min	Max	
t_{AVWL}	t_{AS}	Address Valid to Write Enable Low	$\bar{E} = V_{IL}, \bar{G} = V_{IH}$	0		ns
t_{AVEL}	t_{AS}	Address Valid to Chip Enable Low	$\bar{G} = V_{IH}, \bar{W} = V_{IL}$	0		ns
t_{ELWL}	t_{CES}	Chip Enable Low to Write Enable Low	$\bar{G} = V_{IH}$	0		ns
t_{GHWL}	t_{OES}	Output Enable High to Write Enable Low	$\bar{E} = V_{IL}$	0		ns
t_{GHLEL}	t_{OES}	Output Enable High to Chip Enable Low	$\bar{W} = V_{IL}$	0		ns
t_{WLEL}	t_{WES}	Write Enable Low to Chip Enable Low	$\bar{G} = V_{IH}$	0		ns
t_{WLAX}	t_{AH}	Write Enable Low to Address Transition		50		ns
t_{ELAX}	t_{AH}	Chip Enable Low to Address Transition		50		ns
t_{WLDV}	t_{DV}	Write Enable Low to Input Valid	$\bar{E} = V_{IL}, \bar{G} = V_{IH}$		1	μs
t_{ELDV}	t_{DV}	Chip Enable Low to Input Valid	$\bar{G} = V_{IH}, \bar{W} = V_{IL}$		1	μs
t_{ELEH}	t_{WP}	Chip Enable Low to Chip Enable High		50		ns
t_{WHEH}	t_{CEH}	Write Enable High to Chip Enable High		0		ns
t_{WHGL}	t_{OEH}	Write Enable High to Output Enable Low		0		ns
t_{EHGL}	t_{OEH}	Chip Enable High to Output Enable Low		0		ns
t_{EHWH}	t_{WEH}	Chip Enable High to Write Enable High		0		ns
t_{WHDX}	t_{DH}	Write Enable High to Input Transition		0		ns
t_{EHDX}	t_{DH}	Chip Enable High to Input Transition		0		ns
t_{WHWL}	t_{WPH}	Write Enable High to Write Enable Low		50		ns
t_{WLWH}	t_{WP}	Write Enable Low to Write Enable High		50		ns
t_{WLQ5H}	t_{BLC}	Time-out After the Last Byte Write		100		μs
t_{Q5HQ5X}	t_{WC}	Write Cycle Time			3	ms
t_{DVWH}	t_{DS}	Data Valid before Write Enable High		50		ns
t_{DVEH}	t_{DS}	Data Valid before Chip Enable High		50		ns

Table 10B. Write Mode AC Characteristics for M28CxxB-W (3V range)
 ($T_A = 0$ to 70 °C or -40 to 85 °C; $V_{CC} = 2.7$ to 3.6 V)

Symbol	Alt.	Parameter	Test Condition	M28C17B-xxW		Unit
				Min	Max	
t_{AVWL}	t_{AS}	Address Valid to Write Enable Low	$\bar{E} = V_{IL}, \bar{G} = V_{IH}$	0		ns
t_{AVEL}	t_{AS}	Address Valid to Chip Enable Low	$\bar{G} = V_{IH}, \bar{W} = V_{IL}$	0		ns
t_{ELWL}	t_{CES}	Chip Enable Low to Write Enable Low	$\bar{G} = V_{IH}$	0		ns
t_{GHWL}	t_{OES}	Output Enable High to Write Enable Low	$\bar{E} = V_{IL}$	0		ns
t_{GHLEL}	t_{OES}	Output Enable High to Chip Enable Low	$\bar{W} = V_{IL}$	0		ns
t_{WLEL}	t_{WES}	Write Enable Low to Chip Enable Low	$\bar{G} = V_{IH}$	0		ns
t_{WLAX}	t_{AH}	Write Enable Low to Address Transition		100		ns
t_{ELAX}	t_{AH}	Chip Enable Low to Address Transition		100		ns
t_{WLDV}	t_{DV}	Write Enable Low to Input Valid	$\bar{E} = V_{IL}, \bar{G} = V_{IH}$		1	μs
t_{ELDV}	t_{DV}	Chip Enable Low to Input Valid	$\bar{G} = V_{IH}, \bar{W} = V_{IL}$		1	μs
t_{ELEH}	t_{WP}	Chip Enable Low to Chip Enable High		100	1000	ns
t_{WHEH}	t_{CEH}	Write Enable High to Chip Enable High		0		ns
t_{WHGL}	t_{OEH}	Write Enable High to Output Enable Low		0		ns
t_{EHGL}	t_{OEH}	Chip Enable High to Output Enable Low		0		ns
t_{EHWH}	t_{WEH}	Chip Enable High to Write Enable High		0		ns
t_{WHDX}	t_{DH}	Write Enable High to Input Transition		0		ns
t_{EHDX}	t_{DH}	Chip Enable High to Input Transition		0		ns
t_{WHWL}	t_{WPH}	Write Enable High to Write Enable Low		50	1000	ns
t_{WLWH}	t_{WP}	Write Enable Low to Write Enable High		100		ns
t_{WLQ5H}	t_{BLC}	Time-out after the last byte write		100		μs
t_{Q5HQ5X}	t_{WC}	Write Cycle Time			5	ms
t_{DVWH}	t_{DS}	Data Valid before Write Enable High		50		ns
t_{DVEH}	t_{DS}	Data Valid before Chip Enable High		50		ns

Figure 12. Write Mode AC Waveforms (Chip Enable, \bar{E} , controlled)




Figure 13. Page Write Mode AC Waveforms (Write Enable, \bar{W} , controlled)





Figure 14. Software Protected Write Cycle Waveforms



Note: 1. A10 to A6 must specify the same page address during each high-to-low transition of \overline{W} (or \overline{E}). \overline{G} must be high only when \overline{W} and \overline{E} are both low.

Figure 15. Data Polling Sequence Waveforms





Figure 16. Toggle Bit Sequence Waveforms



Note: 1. The Toggle Bit is first set to '0'.

Table 11. Ordering Information Scheme

Example:

M28C16	- 120	W	K	6	TR
Ready/Busy		Option			
16	Pin 1 = Not Connected	TR Tape and Reel Packing			
17	Pin 1 = Ready/Busy				
Speed		Temperature Range			
90	90 ns (5V range only)	1 0 °C to 70 °C			
120	120 ns	6 -40 °C to 85 °C			
150	150 ns (3V range only)				
Operating Voltage		Package			
blank	4.5 V to 5.5 V	K PLCC32			
W	2.7 V to 3.6 V				

ORDERING INFORMATION

Devices are shipped from the factory with the memory content set at all '1's (FFh).

The notation used for the device number is as shown in Table 11. For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.




M28C16B, M28C17B

Table 12. PLCC32 - 32 lead Plastic Leaded Chip Carrier, rectangular

Symbol	mm			inches		
	Typ.	Min.	Max.	Typ.	Min.	Max.
A		2.54	3.56		0.100	0.140
A1		1.52	2.41		0.060	0.095
A2		–	0.38		–	0.015
B		0.33	0.53		0.013	0.021
B1		0.66	0.81		0.026	0.032
D		12.32	12.57		0.485	0.495
D1		11.35	11.56		0.447	0.455
D2		9.91	10.92		0.390	0.430
E		14.86	15.11		0.585	0.595
E1		13.89	14.10		0.547	0.555
E2		12.45	13.46		0.490	0.530
e	1.27	–	–	0.050	–	–
F		0.00	0.25		0.000	0.010
R	0.89	–	–	0.035	–	–
N		32			32	
Nd		7			7	
Ne		9			9	
CP			0.10			0.004

Figure 17. PLCC (K)



Note: 1. Drawing is not to scale.

EEPW 电子产品世界
.com.cn

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© 1999 STMicroelectronics - All Rights Reserved

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

<http://www.st.com>