The SN54165 and SN74165 devices are obsolete and are no longer supplied.

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion

TYPE	TYPICAL MAXIMUM	TYPICAL
	CLOCK FREQUENCY	POWER DISSIPATION


'165 26 MHz 210 mW 'LS165A 35 MHz 90 mW

description


The '165 and 'LS165A are 8-bit serial shift registers that shift the data in the direction of Q_A toward Q_H when clocked. Parallel-in access to each stage is made available by eight individual, direct data inputs that are enabled by a low level at the shift/load (SH/ \overline{LD}) input. These registers also feature gated clock (CLK) inputs and complementary outputs from the eighth bit. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

Clocking is accomplished through a two-input positive-NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with SH/LD high enables the other clock input. Clock inhibit (CLK INH) should be changed to the high level only while CLK is high. Parallel loading is inhibited as long as SH/LD is high. Data at the parallel inputs are loaded directly into the register while SH/LD is low, independently of the levels of CLK, CLK INH, or serial (SER) inputs.

SN54165, SN54LS165A . . . J OR W PACKAGE SN74165 . . . N PACKAGE SN74LS165A . . . D, N, OR NS PACKAGE (TOP VIEW)



SN54LS165A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



1

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

The SN54165 and SN74165 devices are obsolete and are no longer supplied.

ORDERING INFORMATION

TA	PAC	KAGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74LS165AN	SN74LS165AN
0°C to 70°C	SOIC - D	Tube	SN74LS165AD	LS165A
	30IC - D	Tape and reel	SN74LS165ADR	L3 103A
	SOP - NS	Tape and reel	SN74LS165ANSR	74LS165A
	CDIP – J	Tube	SN54LS165AJ	SN54LS165AJ
_55°C to 125°C	CDIF - J	Tube	SNJ54LS165AJ	SNJ54LS165AJ
-33 0 10 123 0	CFP – W	Tube	SNJ54LS165AW	SNJ54LS165AW
	LCCC – FK	Tube	SNJ54LS165AFK	SNJ54LS165AFK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


FUNCTION TABLE


		INPUTS	6			RNAL PUTS	OUTPUT
SH/LD	CLK INH	CLK	SER	PARALLEL AH	Q _A	ŌB	QH
L	Х	Х	Х	ah	а	b	h
Н	L	L	Χ	X	Q _{A0}	Q _{B0}	Q _{H0}
Н	L	\uparrow	Н	X	_H3	Q _{An}	Q_Gn
Н	L	1	_ 4	X	L	Q_{An}	Q_Gn
Н	Н	X	X	X	Q _{A0}	Q _{B0}	Q _{H0}



schematics of inputs and outputs

'165






The SN54165 and SN74165 devices are obsolete and are no longer supplied.


SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

logic diagram (positive logic)



Pin numbers shown are for D, J, N, NS, and W packages.

typical shift, load, and inhibit sequences





The SN54165 and SN74165 devices are obsolete and are no longer supplied.

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)		7 V
Input voltage, V _I : SN54165, SN74165		5.5 V
SN54LS165A, SN74LS165	A	7 V
Interemitter voltage (see Note 2)		5.5 V
Package thermal impedance θ _{JA} (see Note 3)	: D package	73°C/W
	N package	67°C/W
	NS package	64°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.
 - 2. This is the voltage between two emitters of a multiple-emitter transistor. This rating applies for the '165 to the SH/LD input in conjunction with the CLK INH input.

3

3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

			SN54165	SN74165			
		MIN	NOM MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5 5.5	4.75	5	5.25	V
loн	High-level output current	40	-800			-800	μΑ
loL	Low-level output current		16			16	mA
fclock	Clock frequency	0	20	0		20	MHz
tw(clock)	Width of clock input pulse	25		25			ns
tw(load)	Width of load input pulse	15		15			ns
t _{su}	Clock-enable setup time (see Figure 1)	30		30			ns
t _{su}	Parallel input setup time (see Figure 1)	10		10			ns
t _{su}	Serial input setup time (see Figure 1)	20		20			ns
t _{su}	Shift setup time (see Figure 1)	45		45			ns
th	Hold time at any input	0		0			ns
TA	Operating free-air temperature	– 55	125	0		70	°C

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

The SN54165 and SN74165 devices are obsolete and are no longer supplied.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	24244552			t	;	SN54165	5	9	SN74165	;	
	PARAMETER		IESI CO	TEST CONDITIONS†		TYP‡	MAX	MIN	TYP‡	MAX	UNIT
V_{IH}	High-level input voltage				2			2			V
V_{IL}	Low-level input voltage						0.8			0.8	V
VIK	Input clamp voltage		$V_{CC} = MIN,$	I _I = -12 mA			-1.5			-1.5	V
Vон	High-level output voltage		$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	$V_{IH} = 2 \text{ V},$ $I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		V
V _{OL}	OL Low-level output voltage		$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	V _{IH} = 2 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	V
lı	Input current at maximum	n input voltage	$V_{CC} = MAX$,	V _I = 5.5 V			1			1	mA
	High-level input current	SH/LD	\/aa - MAY	V _{CC} = MAX, V _I = 2.4 V			80			80	^
lιΗ	nigri-level input current	Other inputs	$^{\text{ACC}} = \text{IMAX},$	V = 2.4 V			40			40	μΑ
1	Low lovel input ourrent	SH/LD	Vaa May	V: 0.4.V			-3.2			-3.2	mA
'IL	Low-level input current	Other inputs	$V_{CC} = MAX,$	V = 0.4 V			-1.6			-1.6	IIIA
los	IOS Short-circuit output current§		$V_{CC} = MAX$		-20	-	- 55	-18		-55	mA
I _{CC} Supply current		$V_{CC} = MAX$,	See Note 4		42	63		42	63	mA	

NOTE 4: With the outputs open, CLK INH and CLK at 4.5 V, and a clock pulse applied to SH/LD, ICC is measured first with the parallel inputs at 4.5 V, then with the parallel inputs grounded.

SN54165 and SN74165 switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}				20	26		MHz
t _{PLH}	15	Any	$C_L = 15 \text{ pF, } R_L = 400 \Omega$		21	31	ns
tpHL	LD	Arry	C _L = 13 pr, κ _L = 400 s ₂		27	40	115
^t PLH	CLK	Any $C_L = 15 \text{ pF}, R_L = 400 \Omega$			16	24	ns
t _{PHL}	OLK	Ally	OL = 13 pr , NL = 400 32		21	31	115
^t PLH	н	0	$C_L = 15 pF, R_L = 400 Ω$		11	17	ns
^t PHL	11	Q _H	C _L = 13 pr, κ _L = 400 s ₂		24	36	115
t _{PLH}	н	$\overline{\mathtt{Q}}_{H}$	C: _ 15 pE P: _ 400 O		18	27	ne
^t PHL	17	YH .	\overline{Q}_H $C_L = 15 \text{ pF, } R_L = 400 \Omega$		18	27	ns

 $[\]P_{\text{fmax}} = \text{maximum clock frequency, tp}_{\text{LH}} = \text{propagation delay time, low-to-high-level output, tp}_{\text{HL}} = \text{propagation delay time, high-to-low-level output}$



[†] For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time.

The SN54165 and SN74165 devices are obsolete and are no longer supplied.

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

recommended operating conditions

			SN	54LS16	5A	SN74LS165A			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
V _{IL}	Low-level input voltage				0.7			0.8	V
ЮН	High-level output current				-0.4			-0.4	mA
loL	Low-level output current				4			8	mA
fclock	Clock frequency		0		25	0		25	MHz
•	Width of clock input pulse (see Figure 2)	Clock high	15			15			ns
^t w(clock)		Clock low	25			25			
t // N	Width of load input pulse	Clock high	25			25			ns
^t w(load)	width of load input puise	Clock low	17			17			115
t _{su}	Clock-enable setup time (see Figure 2)		30			30			ns
t _{su}	Parallel input setup time (see Figure 2)		10			10			ns
t _{su}	Serial input setup time (see Figure 2)		20	_ ی		20			ns
t _{su}	Shift setup time (see Figure 2)		45	追用		45			ns
th	Hold time at any input		0		0	0			ns
T _A	Operating free-air temperature	en %	– 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TTOT CONDITIONS	SN54LS165A	SN74LS165A	
PARAMETER	TEST CONDITIONST	MIN TYP‡ MAX	MIN TYP [‡] MAX	UNIT
VIK	$V_{CC} = MIN$, $I_{I} = -18 \text{ mA}$	-1.5	-1.5	V
Voн	$V_{CC} = MIN$, $V_{IH} = 2 V$, $V_{IL} = MAX$, $I_{OH} = -0.4 \text{ mA}$	2.5 3.5	2.7 3.5	V
	$V_{CC} = MIN$, $V_{IH} = 2 V$, $V_{II} = MAX$	0.25 0.4	0.25 0.4	V
VOL	IOL = 8 mA		0.35 0.5	V
lį	$V_{CC} = MAX, V_I = 7 V$	0.1	0.1	mA
lіН	$V_{CC} = MAX$, $V_I = 2.7 V$	20	20	μΑ
I _{IL}	$V_{CC} = MAX$, $V_I = 0.4 V$	-0.4	-0.4	mA
los§	$V_{CC} = MAX$	-20 -100	– 20 – 100	mA
Icc	V _{CC} = MAX, See Note 4	18 30	18 30	mA

NOTE 4. With the outputs open, CLK INH and CLK at 4.5 V, and a clock pulse applied to SH/LD, I_{CC} is measured first with the parallel inputs at 4.5 V, then with the parallel inputs grounded.



[†] For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

The SN54165 and SN74165 devices are obsolete and are no longer supplied.

SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002


SN54LS165A and SN74LS165A switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 2)

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}				25	35		MHz
^t PLH	\overline{LD} Any $R_{\parallel} = 2 \text{ k}\Omega$, $C_{\parallel} = 15 \text{ pF}$			21	35	ns	
t _{PHL}	LD	Arry	$R_L = 2 k\Omega$, $C_L = 15 pF$		26	35	115
^t PLH	CLK	Any	$R_L = 2 k\Omega$, $C_L = 15 pF$		14	25	ns
^t PHL	OLK	Ally	N _L = 2 N ₂ 2, O _L = 13 β1		16	25	115
^t PLH	н	0	Pr = 2 kO Cr = 15 pE		13	25	20
^t PHL	П	H Q_H $R_L = 2 k\Omega$, $C_L = 15 pF$			24	30	ns
^t PLH	н	$\overline{\mathtt{Q}}_{H}$	Pr = 2 kO Cr = 15 pE		19	30	no
^t PHL	1	ŲH .	$R_L = 2 k\Omega$, $C_L = 15 pF$		17	25	ns

[†] f_{max} = maximum clock frequency, tp_{LH} = propagation delay time, low-to-high-level output, tp_{HL} = propagation delay time, high-to-low-level output



PARAMETER MEASUREMENT INFORMATION **SERIES 54/74 DEVICES**



NOTES: A. C_L includes probe and jig capacitance.

- B. All diodes are 1N3064 or equivalent.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for tpLH, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{\Omega} \approx 50 \Omega$; t_r and $t_f \leq$ 7 ns for Series 54/74 devices and t_r and $t_f \le 2.5$ ns for Series 54S/74S devices.
- F. The outputs are measured one at a time with one input transition per measurement.


Figure 1. Load Circuits and Voltage Waveforms



SDLS062D - OCTOBER 1976 - REVISED FEBRUARY 2002

The SN54165 and SN74165 devices are obsolete and are no longer supplied.

PARAMETER MEASUREMENT INFORMATION SERIES 54LS/74LS DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N3064 or equivalent.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. S1 and S2 are closed for tpLH, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
 - E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
 - F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50 \Omega$, $t_f \leq 1.5$ ns, $t_f \leq 2.6$ ns.
 - G. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms





9-Oct-2007



NSTRUMENTS

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-7700601VEA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
5962-7700601VFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
7700601EA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
7700601FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
JM38510/30608B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
JM38510/30608BEA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
JM38510/30608BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SN54LS165AJ	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
SN74165N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74LS165AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS165ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS165ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS165ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS165ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS165ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS165AJ	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SN74LS165AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS165AN3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74LS165ANE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS165ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS165ANSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54LS165AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS165AJ	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LS165AW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

9-Oct-2007

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







PACKAGE MATERIALS INFORMATION

4-Oct-2007


TAPE AND REEL BOX INFORMATION





		Dimension designed to accommodate the component width
I		Dimension designed to accommodate the component length
I	K0	Dimension designed to accommodate the component thickness
I	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPES




Device	Package	Pins		Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS165ADR	D	16	SITE 27	330	16	6.5	10.3	2.1	8	16	Q1
SN74LS165ANSR	NS	16	SITE 41	330	16	8.2	10.5	2.5	12	16	Q1





4-Oct-2007



Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN74LS165ADR	D a	16	SITE 27	342.9	336.6	28.58
SN74LS165ANSR	NS	16	SITE 41	346.0	346.0	33.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

	Applications	
amplifier.ti.com	Audio	www.ti.com/audio
dataconverter.ti.com	Automotive	www.ti.com/automotive
dsp.ti.com	Broadband	www.ti.com/broadband
interface.ti.com	Digital Control	www.ti.com/digitalcontrol
logic.ti.com	Military	www.ti.com/military
power.ti.com	Optical Networking	www.ti.com/opticalnetwork
microcontroller.ti.com	Security	www.ti.com/security
www.ti-rfid.com	Telephony	www.ti.com/telephony
www.ti.com/lpw	Video & Imaging	www.ti.com/video
	Wireless	www.ti.com/wireless
	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com	amplifier.ti.com dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com www.ti.com/lpw Automotive Automotive Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging