

STK15C68

8K x 8 *AutoStore*[™] nvSRAM High Performance CMOS Nonvolatile Static RAM


FEATURES

- Nonvolatile Storage Without Battery Problems
- Directly Replaces 8K x 8 static RAM, Battery Backed RAM or EEPROM
- 25ns, 35ns and 45ns Access Times
- Store to EEPROM Initiated by Software or AutoStore™ on Power Down
- Recall to SRAM by Software or Power Restore
- 15mA Icc at 200ns Cycle Time
- Unlimited Read, Write and Recall Cycles
- 1,000,000 Store Cycles to EEPROM
- 100 Year Data Retention Over Full Industrial Temperature Range
- Commercial and Industrial Temp. Ranges
- 28 Pin 600 or 300 mil PDIP and 350 mil SOIC


DESCRIPTION

The STK15C68 is a fast SRAM with a nonvolatile EEPROM element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent, nonvolatile data resides in EEPROM. Data transfers from the SRAM to EEPROM (the STORE operation) can take place automatically on power down using charge stored in system capacitance. Transfers from the EEPROM to the SRAM (the RECALL operation) take place automatically on restoration of power. Initiation of STORE and RECALL cycles can also be controlled by entering control sequences on the SRAM inputs. The nvSRAM can be used in place of existing 8K x 8 SRAMs and also matches the pinout of 8k x 8 Battery Backed SRAMs, EPROMs, and EEPROMs, allowing direct substitution while enhancing performance. There is no limit on the number of read or write cycles that can be executed and no support circuitry is required for microprocessor interface.

BLOCK DIAGRAM



PIN CONFIGURATIONS



PIN NAMES

_
Address Inputs
Write Enable
Data In/Out
Chip Enable
Output Enable
Power (+5V)
Ground

STK15C68

ABSOLUTE MAXIMUM RATINGS^a

Voltage on input relative to $\rm V_{SS}......--0.6V$ to (V $_{CC}$ + 0.5V)

Stresses greater than those listed under "Absolute Max-Note a: mum Ratings" may cause permanent damage to the device. This a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS

$$(V_{cc} = 5.0V \pm 10\%)$$

OVALDOL	DADAMETED	СОММ	ERCIAL	INDUS	TRIAL		NOTEO
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
I _{CC1} ^b	Average Current		85 80 75		95 85 80	mA mA mA	$t_{AVAV} = 25$ ns $t_{AVAV} = 35$ ns $t_{AVAV} = 45$ ns
I _{CC2} ^c	Average Current During STORE		6		7	mA	All inputs Don't Care
I _{CC3} ^b	Average VCC Current at t _{AVAV} = 200ns		15		15	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All others cycling, CMOS levels
I _{CC4} ^c	Average Current During <i>AutoStore</i> ™ Cycle		4		4	mA	All inputs Don't Care
I _{SB1} ^d	Average Current (Standby, Cycling TTL Input Levels)		35 32 28		39 35 32	mA mA mA	$t_{AVAV} = 25 \text{ns}, \overline{E} \ge V_{IH}$ $t_{AVAV} = 35 \text{ns}, \overline{E} \ge V_{IH}$ $t_{AVAV} = 45 \text{ns}, \overline{E} \ge V_{IH}$
I _{SB2} ^d	Standby Current (Standby, Stable CMOS Input Levels)		3	J	3	mA	$\overline{E} \ge (V_{CC} - 0.2V)$ All others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
I _{ILK}	Input Leakage Current		±1	13	±1	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC}
l _{OLK}	Off-State Output Leakage Current		±5	•	±5	μА	$V_{CC} = \max_{V_{IN} = V_{SS} \text{ to } V_{CC}, \overline{E} \text{ or } \overline{G} \ge V_{IH}$
V_{IH}	Input Logic "1" Voltage	2.2	V _{CC} + .5	2.2	V _{CC} + .5	V	All inputs
V _{IL}	Input Logic "0" Voltage	V _{SS} 5	0.8	V _{SS} 5	0.8	V	All inputs
V _{OH}	Output Logic "1" Voltage	2.4		2.4		V	I _{OUT} =-4mA
V _{OL}	Output Logic "0" Voltage		0.4		0.4	V	I _{OUT} = 8mA
T _A	Operating Temperature	0	70	-40	85	°C	

Note b: I_{CC1} and I_{CC3} are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c: I_{CC_2} and I_{CC_4} are the average currents required for the duration of the respective *STORE* cycles (t_{STORE}). Note d: $E \ge V_{IH}$ will not produce standby current levels until any nonvolatile cycle in progress has timed out.

AC TEST CONDITIONS

Input pulse levels
Input rise and fall times \leq 5ns
Input and output timing reference levels 1.5V
Output load

CAPACITANCE^e $(T_A = 25^{\circ}C, f = 1.0MHz)$

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C _{IN}	Input capacitance	8	pF	$\Delta V = 0 \text{ to } 3V$
C _{OUT}	Output capacitance	7	pF	$\Delta V = 0$ to 3V

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading


SRAM READ CYCLES #1 & #2

 $(V_{cc} = 5.0V \pm 10\%)$


	SYME	BOLS	DADAMETER	STK15	C68-25	STK15	C68-35	STK15	C68-45	LINUTC
NO.	#1, #2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	t _{ELQV}	t _{ACS}	Chip Enable Access Time		25		35		45	ns
2	t _{AVAV} ^f	t _{RC}	Read Cycle Time	25		35		45		ns
3	t _{AVQV} g	t _{AA}	Address Access Time		25		35		45	ns
4	t _{GLQV}	t _{OE}	Output Enable to Data Valid		10		20		25	ns
5	t _{AXQX} g	t _{OH}	Output Hold After Address Change	3		3		3		ns
6	t _{ELQX}	t _{LZ}	Chip Enable to Output Active	5		5		5		ns
7	t _{EHQZ} h	t _{HZ}	Chip Disable to Output Inactive		10		17		20	ns
8	t _{GLQX}	t _{OLZ}	Output Enable to Output Active	0		0		0		ns
9	t _{GHQZ} h	t _{OHZ}	Output Disable to Output Inactive		10		17		20	ns
10	t _{ELICCH} e	t _{PA}	Chip Enable to Power Active			0		0		ns
11	t _{EHICCL} d, e	t _{PS}	Chip Disable to Power Standby		25		35		45	ns

Note f: \overline{W} must be high during SRAM read cycles and low during SRAM write cycles. Note g: I/O state assumes \overline{E} , \overline{G} , \leq V_{IL} and \overline{W} \geq V_{IH}; device is continuously selected

Note h: Measured ± 200mV from steady state output voltage



SRAM READ CYCLE #2 (E Controlled)




SRAM WRITE CYCLES #1 & #2


 $(V_{cc} = 5.0V \pm 10\%)$

	SYMBOLS			DADAMETER	STK15	STK15C68-25		STK15C68-35		STK15C68-45	
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	t _{AVAV}	t _{AVAV}	t _{WC}	Write Cycle Time	25		35		45		ns
13	t _{WLWH}	t _{WLEH}	t _{WP}	Write Pulse Width	20		30		35		ns
14	t _{ELWH}	t _{ELEH}	t _{CW}	Chip Enable to End of Write	20		30		35		ns
15	t _{DVWH}	t _{DVEH}	t _{DW}	Data Set-up to End of Write	10		18		20		ns
16	t _{WHDX}	t _{EHDX}	t _{DH}	Data Hold After End of Write	0		0		0		ns
17	t _{AVWH}	t _{AVEH}	t _{AW}	Address Set-up to End of Write	20		30		35		ns
18	t _{AVWL}	t _{AVEL}	t _{AS}	Address Set-up to Start of Write	0		0		0		ns
19	t _{WHAX}	t _{EHAX}	t _{WR}	Address Hold After End of Write	0		0		0		ns
20	t _{WLQZ} h, i		t _{WZ}	Write Enable to Output Disable		10		17		20	ns
21	t _{WHQX}		t _{OW}	Output Active After End of Write	5		5		5		ns

Note i: If \overline{W} is low when \overline{E} goes low the outputs remain in the high impedance state. Note j: \overline{E} or \overline{W} must be $\geq V_{IH}$ during address transitions.



SRAM WRITE CYCLE #2: E CONTROLLED




AutoStore™ / POWER-UP RECALL

 $(V_{cc} = 5.0V \pm 10\%)$

NO.	SYMBOLS	SYMBOLS PARAMETER	STK1	5C68	UNITS	NOTES
NO.	Standard	PARAMETER	MIN	MAX	UNITS	NOTES
22	t _{RESTORE}	Power Up RECALL Duration		550	μs	k
23	t _{STORE}	STORE Cycle Duration		10	ms	g
24	t _{DELAY}	Time Allowed to Complete SRAM Cycle	1		μs	g
25	V _{SWITCH}	Low Voltage Trigger Level	4.0	4.5	V	
26	V _{RESET} e	Low Voltage Reset Level		3.6	٧	

Note k: $t_{RESTORE}$ starts from the time V_{CC} rises above V_{SWITCH} .

AutoStore™ / POWER UP RECALL



SOFTWARE MODE SELECTION

Ē	w	G	A ₁₂ - A ₀ (hex)	MODE	I/O with G Low	I/O with G High	NOTES
L	н х		0000 1555 0AAA 1FFF 10F0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM	Output data Output data Output data Output data Output data Output data	Output High Z Output High Z Output High Z Output High Z Output High Z	1
			0F0F	Nonvolatile STORE	Output high Z	Output High Z	
L	Н	х	0000 1555 0AAA 1FFF 10F0 0F0E	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output data Output data Output data Output data Output data Output data Output high Z	Output High Z	I

Note I: The six consecutive addresses must be in order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle.

SOFTWARE CYCLES #1 & #2^{m,n}


 $(Vcc = 5.0V \pm 10\%)$

NO	SYMBOLS	DADAMETED	STK15	C68-25	STK15	C68-35	STK15	C68-45	LIMITO
NO.	#1	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
27	t _{AVAV}	STORE/RECALL Initiation Cycle Time	25	40	35		45		ns
28	t _{ELQZ} g,m	End of Sequence to Outputs Inactive	2	650	37	650		650	ns
29	t _{AVEL} m	Address Set-up Time	0	-40	0		0		ns
30	t _{ELEH} m	Clock Pulse Width	20	0,,	25		30		ns
31	t _{ELAX} g,m	Address Hold Time	20		20		20		ns
32	t _{RECALL}	Recall Cycle Duration		20		20		20	μs

Note m: The software sequence is clocked with $\overline{\mathbb{E}}$ controlled reads.

Note n: The six consecutive addresses must be in the order listed in the SOFTWARE MODE SELECTION Table - (0000, 1555, 0AAA, 1FFF, 10F0, 0F0F) for a STORE cycle or (0000, 1555, 0AAA, 1FFF, 10F0, 0F0E) for a RECALL cycle. W must be high during all six consecutive cycles.

SOFTWARE CYCLE: E CONTROLLED



DEVICE OPERATION

The STK15C68 is a versatile memory chip that provides several modes of operation. The STK15C68 can operate as a standard 8K x 8 SRAM. It has a 8K x 8 EEPROM shadow to which the SRAM information can be copied, or from which the SRAM can be updated in nonvolatile mode.

NOISE CONSIDERATIONS

Note that the STK15C68 is a high speed memory and so must have a high frequency bypass capacitor of approximately 0.1 μF connected between DUT $V_{\rm CC}$ and $V_{\rm SS}$, using leads and traces that are as short as possible. As with all high speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

SRAM READ

The STK15C68 performs a READ cycle whenever \overline{E} and \overline{G} are low and \overline{W} is high. The address specified on pins $A_{0\cdot12}$ determines which of the 8,192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} (READ CYCLE #1). If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at t_{ELQV} or at t_{GLQV} , whichever is later (READ CYCLE #2). The data outputs will repeatedly respond to address changes within the tavqv access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought high or \overline{W} is brought low.

SRAM WRITE

A WRITE cycle is performed whenever \overline{E} and \overline{W} are low. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} goes high at the end of the cycle. The data on the common I/O pins DQ₀₋₇ will be written into the memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} be kept high during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If \overline{G} is left low, internal circuitry will turn off the output buffers $t_{w_{I,QZ}}$ after \overline{W} goes low.

SOFTWARE NONVOLATILE STORE

The STK15C68 software STORE cycle is initiated by executing sequential READ cycles from six specific address locations. During the STORE cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile memory. Once a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence or the sequence will be aborted and no STORE or RECALL will take place.

To initiate the software STORE cycle, the following READ sequence must be performed:

E/	1.	Read address	0000 (hex)	Valid READ
3	2.	Read address	1555 (hex)	Valid READ
	3.	Read address	0AAA (hex)	Valid READ
	4.	Read address	1FFF (hex)	Valid READ
	5.	Read address	10F0 (hex)	Valid READ
	6.	Read address	0F0F (hex)	Initiate STORE cycle

The software sequence is clocked with $\overline{\mathsf{E}}$ controlled reads.

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that \overline{G} be low for the sequence to be valid. After the t_{STORE} cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

SOFTWARE NONVOLATILE RECALL

A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of READ operations must be performed:

1.	Read address	0000 (hex)	Valid READ
2.	Read address	1555 (hex)	Valid READ
3.	Read address	0AAA (hex)	Valid READ
4.	Read address	1FFF (hex)	Valid READ
5.	Read address	10F0 (hex)	Valid READ
6	Read address	OFOF (hev)	Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. After the t_{RECALL} cycle time the SRAM will once again be ready for READ and WRITE operations. The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

AutoStoreTM OPERATION

The STK15C68 uses the intrinsic system capacitance to perform an automatic store on power down. As long as the system power supply takes at least t_{STORE} to decay from V_{SWITCH} down to 3.6V the STK15C68 will safely and automatically store the SRAM data in EEPROM on power-down.

In order to prevent unneeded STORE operations, automatic STORE will be ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a WRITE operation has taken place.

POWER UP RECALL

During power up, or after any low power condition ($V_{CC} < V_{RESET}$) an internal recall request will be latched. When V_{CC} once again exceeds the sense

voltage of V_{SWITCH} , a RECALL cycle will automatically be initiated and will take t_{RESTORE} to complete.

HARDWARE PROTECT

The STK15C68 offers hardware protection against inadvertent STORE operation during low voltage conditions. When $V_{\text{CC}} < V_{\text{SWITCH}}$ Software STORE operations will be inhibited.

LOW AVERAGE ACTIVE POWER

The STK15C68 draws significantly less current when it is cycled at times longer than 55ns. Figure 2, below, shows the relationship between Icc and READ cycle time. Worst case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, V_{cc} = 5.5V, 100% duty cycle on chip enable). Figure 3 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK15C68 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READ's to WRITE's; 5) the operating temperature; 6) the Vcc level and; 7) I/O loading.




Fig. 2 - Icc (max) Reads




Fig. 3 - Icc (Max) Writes

ORDERING INFORMATION

