
SCDS212B - SEPTEMBER 2005 - REVISED APRIL 2006

- Wide Bandwidth (BW > 1100 MHz Typ)
- Low Crosstalk (X_{TALK} = −37 dB Typ)
- Low Bit-to-Bit Skew (t_{sk(o)} = 100 ps Max)
- Low and Flat ON-State Resistance $(r_{on} = 4 \Omega \text{ Typ}, r_{on(flat)} = 0.5 \Omega \text{ Typ})$
- Low Input/Output Capacitance (C_{ON} = 8 pF Typ)
- Rail-to-Rail Switching on Data I/O Ports (0 to 5 V)
- V_{CC} Operating Range From 3 V to 3.6 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Applications
 - 10/100/1000 Base-T Signal Switching
 - Differential (LVDS, LVPECL) Signal Switching
 - Audio/Video Switching
 - Hub and Router Signal Switching

description/ordering information

The TS3L500 is a 16-bit to 8-bit multiplexer/demultiplexer LAN switch with a single select (SEL) input. SEL controls the data path of the multiplexer/demultiplexer. The device provides additional I/Os for switching status indicating LED signals.



The device provides a low and flat ON-state resistance (r_{on}) and an excellent ON-state resistance match. Low input/output capacitance, high bandwidth, low skew, and low crosstalk among channels make this device suitable for various LAN applications, such as 10/100/1000 Base-T.

This device can be used to replace mechanical relays in LAN applications. It also can be used to route signals from a 10/100 Base-T ethernet transceiver to the RJ-45 LAN connectors in laptops or in docking stations.

ORDERING INFORMATION

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TQFN	Tape and reel	TS3L500RHUR	TK500

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCDS212B - SEPTEMBER 2005 - REVISED APRIL 2006

FUNCTION TABLE

INPUT SEL	INPUT/OUTPUT An	FUNCTION
L	nB ₁	$A_n = nB_1$, $LED_X = XLED_1$
Н	nB ₂	$A_n = nB_2$, $LED_X = XLED_2$


PIN DESCRIPTION

NAME	DESCRIPTION
A _n	Data I/O
nB _m	Data I/O
SEL	Select input
LED _X	LED I/O port
XLED _m	LED I/O port



TS3L500 **16-BIT TO 8-BIT SPDT GIGABIT LAN SWITCH** WITH LED SWITCH SCDS212B - SEPTEMBER 2005 - REVISED APRIL 2006

logic diagram (positive logic)





SCDS212B - SEPTEMBER 2005 - REVISED APRIL 2006

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Control input voltage range, V _{IN} (see Notes 1 and 2)	0.5 V to 7 V
Switch I/O voltage range, V _{I/O} (see Notes 1, 2, and 3)	0.5 V to 7 V
Control input clamp current, I _{IK} (V _{IN} < 0)	–50 mA
I/O port clamp current, $I_{I/OK}$ ($V_{I/O}$ < 0)	
ON-state switch current, I _{I/O} (see Note 4)	±128 mA
Continuous current through V _{CC} or GND terminals	±100 mA
Package thermal impedance, θ_{JA} (see Note 5)	31.8°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to ground, unless otherwise specified.
 - 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 3. V_I and V_O are used to denote specific conditions for V_{I/O}.
 - 4. I_I and I_O are used to denote specific conditions for I_{I/O}.
 - 5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 6)

	4 3 C	MIN	MAX	UNIT
Vcc	Supply voltage	3	3.6	V
VIH	High-level control input voltage (SEL)	2	5.5	V
V _{IL}	Low-level control input voltage (SEL)	0	0.8	V
V _{I/O}	Input/output voltage	0	5.5	V
TA	Operating free-air temperature	-40	85	°C

NOTE 6: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCDS212B - SEPTEMBER 2005 - REVISED APRIL 2006

electrical characteristics for 1000 Base-T ethernet switching over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)[†]

PARA	METER		TEST CONDITIONS					MAX	UNIT
VIK	SEL	$V_{CC} = 3.6 \text{ V},$	$I_{IN} = -18 \text{ mA}$				-0.7	-1.2	V
lн	SEL	$V_{CC} = 3.6 \text{ V},$	$V_{IN} = V_{CC}$					±1	μΑ
I _{IL}	SEL	$V_{CC} = 3.6 \text{ V},$	V _{IN} = GND					±1	μΑ
Icc		$V_{CC} = 3.6 \text{ V},$	$I_{I/O} = 0,$	Switch ON or OFF			250	500	μΑ
C _{IN}	SEL	f = 1 MHz,	V _{IN} = 0				2	2.5	pF
COFF	B port	V _I = 0,	f = 1 MHz,	Outputs open,	Switch OFF		2.5	4	pF
CON		$V_{I} = 0,$	f = 1 MHz,	Outputs open,	Switch ON		8	9	pF
r _{on}		V _C C = 3 V,	$1.5~V \le V_I \le V_{CC},$	$I_O = -40 \text{ mA}$			4	6	Ω
ron(flat)§		$V_{CC} = 3 V$,	$V_I = 1.5 \text{ V} \text{ and } V_{CC}$	$I_O = -40 \text{ mA}$			0.5		Ω
$\Delta r_{on}\P$	·	V _C C = 3 V,	$1.5~V \leq V_I \leq V_{CC},$	$I_O = -40 \text{ mA}$			0.4	1	Ω

 $^{^{\}dagger}$ V_I, V_O, I_I, and I_O refer to I/O pins. V_{IN} refers to the control inputs.

electrical characteristics for 10/100 Base-T ethernet switching over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)[†]

PARA	METER		TEST COND	DITIONS	MIN	TYP‡	MAX	UNIT
VIK	SEL	$V_{CC} = 3.6 \text{ V},$	I _{IN} = -18 mA			-0.7	-1.2	V
lН	SEL	V _{CC} = 3.6 V,	VIV = ACC				±1	μΑ
I _I L	SEL	V _{CC} = 3.6 V,	V _{IN} = GND				±1	μΑ
ICC		$V_{CC} = 3.6 \text{ V},$	$I_{I/O} = 0,$	Switch ON or OFF		250	500	μΑ
C _{IN}	SEL	f = 1 MHz,	$V_{IN} = 0$			2	2.5	pF
COFF	B port	$V_{I} = 0$,	f = 1 MHz,	Outputs open, Switch OFF		2.5	4	pF
CON		V _I = 0,	f = 1 MHz,	Outputs open, Switch ON		8		pF
r _{on}		V _{CC} = 3 V,	$1.25~V \leq V_{\mbox{\scriptsize I}} \leq V_{\mbox{\scriptsize CC}},$	$I_O = -10$ mA to -30 mA		4	6	Ω
ron(flat)§		V _{CC} = 3 V,	$V_I = 1.25 \text{ V}$ and V_{CC} ,	$I_O = -10 \text{ mA to } -30 \text{ mA}$		0.5		Ω
$\Delta r_{on}\P$		V _{CC} = 3 V,	$1.25~V \leq V_{\mbox{\scriptsize I}} \leq V_{\mbox{\scriptsize CC}},$	$I_{O} = -10 \text{ mA to } -30 \text{ mA}$		0.4	1	Ω

 $[\]overline{\dagger}$ V_I, V_O, I_I, and I_O refer to I/O pins. V_{IN} refers to the control inputs.



[‡] All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C. § $r_{on}(flat)$ is the difference of r_{on} in a given channel at specified voltages.

 $[\]P$ Δr_{on} is the difference of r_{on} from center (A₄, A₅) ports to any other port.

[‡] All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^{\circ}C$.

[§] ron(flat) is the difference of ron in a given channel at specified voltages.

 $[\]P \Delta r_{on}$ is the difference of r_{on} from center (A₄, A₅) ports to any other port.

SCDS212B - SEPTEMBER 2005 - REVISED APRIL 2006

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V, R_L = 200 Ω , C_L = 10 pF (unless otherwise noted) (see Figures 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	түр†	MAX	UNIT
t _{pd} ‡	A or B	B or A		0.25		ns
tPZH, tPZL	SEL	A or B	0.5		15	ns
tPHZ, tPLZ	SEL	A or B	0.9		9	ns
t _{sk(o)} §	A or B	B or A		50	100	ps
$t_{sk(p)}\P$				50	150	ps

[†] All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.

dynamic characteristics over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

PARAMETER		TES	ST CONDITIONS	TYP†	UNIT
XTALK	$R_L = 100 \Omega$,	f = 250 MHz,	See Figure 8	-37	dB
O _{IRR}	$R_L = 100 \Omega$,	f = 250 MHz,	See Figure 9	-37	dB
BW	$R_L = 100 \Omega$,	See Figure 7	78 7	1100	MHz
† All typical values are a	u vcc = 3.3 v (uniess	otherwise floted), 14			

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^{\circ}$




[‡] The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

[§] Output skew between center port (A₄ to A₅) to any other port

[¶] Skew between opposite transitions of the same output in a given device |tpHL - tpLH|

OPERATING CHARACTERISTICS







Figure 1. Gain vs Frequency

Figure 2. OFF Isolation vs Frequency







Figure 3. Crosstalk vs Frequency


Figure 4. $\rm r_{on}$ (Ω) vs $\rm V_{com}$ (V)

PARAMETER MEASUREMENT INFORMATION **Enable and Disable Times**



TEST	V _{CC}	S1	RL	V _{in 4}	CL_	v_Δ
tpLZ/tpZL	3.3 V \pm 0.3 V	2×V _{CC}	200 Ω	GND	10 pF	0.3 V
tPHZ/tPZH	3.3 V ± 0.3 V	GND	200 Ω	Vcc	10 pF	0.3 V

<u>...</u>




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.

Figure 5. Test Circuit and Voltage Waveforms




PARAMETER MEASUREMENT INFORMATION Skew



TEST	vcc	S1	RL 🚜	V _{in}	CL
tsk(o)	3.3 V ± 0.3 V	Open	200 Ω	V _{CC} or GND	10 pF
tsk(p)	3.3 V ± 0.3 V	Open	200 Ω	V _{CC} or GND	10 pF

3




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 6. Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and jig capacitance.

Figure 7. Test Circuit for Frequency Response (BW)


Frequency response is measured at the output of the ON channel. For example, when $V_{SEL} = 0$ and A_0 is the input, the output is measured at $0B_1$. All unused analog I/O ports are left open.

HP8753ES setup

Average = 4 RBW = 3 kHz $V_{BIAS} = 0.35 V$ ST = 2 s P1 = 0 dBM



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. A $50-\Omega$ termination resistor is needed to match the loading of the network analyzer.

Figure 8. Test Circuit for Crosstalk (X_{TALK})


Crosstalk is measured at the output of the nonadjacent ON channel. For example, when $V_{SEL}=0$ and A_0 is the input, the output is measured at $1B_1$. All unused analog input (A) ports are connected to GND, and output (B) ports are connected to GND through $50-\Omega$ pulldown resistors.

HP8753ES setup

Average = 4 RBW = 3 kHz V_{BIAS} = 0.35 V ST = 2 s P1 = 0 dBM



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. A $50-\Omega$ termination resistor is needed to match the loading of the network analyzer.

Figure 9. Test Circuit for OFF Isolation (OIRR)

OFF isolation is measured at the output of the OFF channel. For example, when $V_{SEL} = V_{CC}$ and A_0 is the input, the output is measured at 0B2. All unused analog input (A) ports are left open, and output (B) ports are connected to GND through 50- Ω pulldown resistors.

HP8753ES setup

Average = 4RBW = 3 kHz $V_{BIAS} = 0.35 V$ ST = 2 sP1 = 0 dBM





PACKAGE OPTION ADDENDUM

5-Feb-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins P	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TS3L500RHUR	ACTIVE	QFN	RHU	56	2000	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM
						no Sb/Br)		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

 $-56 \times \frac{0,30}{0,18}$

0,10 M C A B 0,05 (M) C

4206903/A 04/2005

PLASTIC QUAD FLATPACK RHU (R-PQFP-N56) 11,15 A 10,85 В 48 29 49 28 5,15 4.85 Pin 1 Index Area Top And Bottom ◬ 21 0,80 0,20 Nominal 0,70 Lead Frame Seating Plane С 0,00 0,08 C Seating Height 0,50 0,50 Pin 1 Identifier +0,10 3,50 2,40 -0,15

Notes:

Exposed Thermal Pad

A

- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.

 The package thermal pad must be soldered to the board for thermal and mechanical performance.
- F. JEDEC MO-220 package registration is pending.



8,40 ^{+0,10} -0,15

Bottom View

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

	Applications	
amplifier.ti.com	Audio	www.ti.com/audio
dataconverter.ti.com	Automotive	www.ti.com/automotive
dsp.ti.com	Broadband	www.ti.com/broadband
interface.ti.com	Digital Control	www.ti.com/digitalcontrol
logic.ti.com	Military	www.ti.com/military
power.ti.com	Optical Networking	www.ti.com/opticalnetwork
microcontroller.ti.com	Security	www.ti.com/security
www.ti.com/lpw	Telephony	www.ti.com/telephony
	Video & Imaging	www.ti.com/video
	Wireless	www.ti.com/wireless
	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com	amplifier.ti.com dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti.com/lpw Audio Automotive Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265