

# **STK11C48** 2K x 8 nvSRAM QuantumTrap<sup>™</sup> CMOS Nonvolatile Static RAM


#### **FEATURES**

- 25ns, 35ns and 45ns Access Times
- · STORE to Nonvolatile Elements Initiated by Software
- RECALL to SRAM Initiated by Software or **Power Restore**
- 10mA Typical Icc at 200ns Cycle Time
- Unlimited READ, WRITE and RECALL Cycles
- 1,000,000 STORE Cycles to Nonvolatile Elements
- 100-Year Data Retention in Nonvolatile Elements
- Commercial and Industrial Temperatures
- · 28-Pin 300 mil PDIP, 300 mil SOIC and 350 mil SOIC Packages

#### DESCRIPTION

4

The Simtek STK11C48 is a fast static RAM with a nonvolatile element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent, nonvolatile data resides in the Nonvolatile Elements. Data transfers from the SRAM to the Nonvolatile Elements (the STORE operation), or from Nonvolatile Elements to SRAM (the RECALL operation), take place using a software sequence. Transfers from the Nonvolatile Elements to the SRAM (the RECALL operation) also take place automatically on restoration of power.



1

#### **PIN CONFIGURATIONS**

1	28	- VCC	
2	27	W	
3	26	□ NC	
4	25	🗆 A <sub>8</sub>	
5	24	A <sub>9</sub>	
6	23	D NC	
7	22	⊐G	
8	21	□ A <sub>10</sub>	
9	20	ΞE	
10	19	DQ7	
11	18		28 - 300 PDIP
12	17	DQ <sub>5</sub>	
13	16	DQ4	28 - 300 SOIC
14	15	DQ <sub>3</sub>	28 - 350 SOIC
	3 4 5 6 7 8 9 10 11 12 13	2 27 3 26 4 25 5 24 6 23 7 22 8 21 9 20 10 19 11 18 12 17 13 16	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

A <sub>0</sub> - A <sub>10</sub>	Address Inputs
W	Write Enable
DQ <sub>0</sub> - DQ <sub>7</sub>	Data In/Out
E	Chip Enable
G	Output Enable
V <sub>CC</sub>	Power (+ 5V)
V <sub>SS</sub>	Ground

### **ABSOLUTE MAXIMUM RATINGS<sup>a</sup>**

Voltage on Input Relative to Ground	0.5V to 7.0V
Voltage on Input Relative to V <sub>SS</sub>	–0.6V to (V <sub>CC</sub> + 0.5V)
Voltage on DQ <sub>0-7</sub>	–0.5V to (V <sub>CC</sub> + 0.5V)
Temperature under Bias	–55°C to 125°C
Storage Temperature	65°C to 150°C
Power Dissipation	1W
DC Output Current (1 output at a time, 1s dur	ation)15mA

#### **DC CHARACTERISTICS**

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### $(V_{CC} = 5.0V \pm 10\%)$

SYMBOL	PARAMETER	сомм	ERCIAL	INDUS	TRIAL	UNITS	NOTES		
STIVIBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES		
I <sub>CC1</sub> <sup>b</sup>	Average V <sub>CC</sub> Current		85 75 65		90 75 65	mA mA mA	$t_{AVAV} = 25$ ns $t_{AVAV} = 35$ ns $t_{AVAV} = 45$ ns		
I <sub>CC2</sub> c	Average V <sub>CC</sub> Current during STORE		3		3	mA	All Inputs Don't Care, V <sub>CC</sub> = max		
I <sub>CC3</sub> b	Average V <sub>CC</sub> Current at t <sub>AVAV</sub> = 200ns 5V, 25°C, Typical		10		10	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels		
I <sub>SB1</sub> <sup>d</sup>	Average $V_{CC}$ Current (Standby, Cycling TTL Input Levels)		25 21 18		<b>26</b> 22 19	mA mA mA	$\begin{array}{l} t_{AVAV} = 25ns, \ \overline{E} \geq V_{IH} \\ t_{AVAV} = 35ns, \ \overline{E} \geq V_{IH} \\ t_{AVAV} = 45ns, \ \overline{E} \geq V_{IH} \end{array}$		
I <sub>SB2</sub> d	V <sub>CC</sub> Standby Current (Standby, Stable CMOS Input Levels)		750	38	750	μA	$\overline{E} \ge (V_{CC} - 0.2V)$ All Others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$		
I <sub>ILK</sub>	Input Leakage Current		±1	C.	±1	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to $V_{CC}$		
I <sub>OLK</sub>	Off-State Output Leakage Current	1	±5		±5	μA	$V_{CC}$ = max $V_{IN}$ = $V_{SS}$ to $V_{CC}$ , $\overline{E}$ or $\overline{G} \ge V_{IH}$		
V <sub>IH</sub>	Input Logic "1" Voltage	2.2	V <sub>CC</sub> + .5	2.2	V <sub>CC</sub> + .5	V	All Inputs		
V <sub>IL</sub>	Input Logic "0" Voltage	V <sub>SS</sub> 5	0.8	V <sub>SS</sub> – .5	0.8	V	All Inputs		
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		2.4		V	I <sub>OUT</sub> =-4mA		
V <sub>OL</sub>	Output Logic "0" Voltage		0.4		0.4	V	I <sub>OUT</sub> = 8mA		
T <sub>A</sub>	Operating Temperature	0	70	-40	85	°C			

Note b:  $I_{CC_1}$  and  $I_{CC_3}$  are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded. Note c:  $I_{CC_2}$  is the average current required for the duration of the *STORE* cycle ( $t_{STORE}$ ). Note d:  $E \ge V_{IH}$  will not produce standby current levels until any nonvolatile cycle in progress has timed out.

## **AC TEST CONDITIONS**

Input Pulse Levels 0V to 3V	l
Input Rise and Fall Times ≤ 5ns	
Input and Output Timing Reference Levels	
Output Load	

# **CAPACITANCE**<sup>e</sup> ( $T_A = 25^{\circ}C, f = 1.0MHz$ )

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C <sub>IN</sub>	Input Capacitance	8	pF	$\Delta V = 0$ to $3V$
C <sub>OUT</sub>	Output Capacitance	7	pF	$\Delta V = 0$ to $3V$

Note e: These parameters are guaranteed but not tested.





Figure 1: AC Output Loading

Document Control # ML0003 rev 0.0


## SRAM READ CYCLES #1 & #2

(V<sub>CC</sub> = 5.0V <u>+</u> 10%)

	SYME	BOLS	PARAMETER	STK11	C48-25	STK11	C48-35	STK11	C48-45	UNITS	
NO.	#1, #2 Alt.		PARAMETER		MAX	MIN MAX		MIN MAX		UNITS	
1	t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		25		35		45	ns	
2	t <sub>AVAV</sub> f	t <sub>RC</sub>	Read Cycle Time	25		35		45		ns	
3	t <sub>AVQV</sub> g	t <sub>AA</sub>	Address Access Time		25		35		45	ns	
4	t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Data Valid		10		15		20	ns	
5	t <sub>AXQX</sub> g	t <sub>он</sub>	Output Hold after Address Change	5		5		5		ns	
6	t <sub>ELQX</sub>	t <sub>LZ</sub>	Chip Enable to Output Active	5		5		5		ns	
7	t <sub>EHQZ</sub> h	t <sub>HZ</sub>	Chip Disable to Output Inactive		10		13		15	ns	
8	t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		ns	
9	t <sub>GHQZ</sub> h	t <sub>OHZ</sub>	Output Disable to Output Inactive		10		13		15	ns	
10	t <sub>ELICCH</sub> e	t <sub>PA</sub>	Chip Enable to Power Active			0		0		ns	
11	t <sub>EHICCL</sub> d, e	t <sub>PS</sub>	Chip Disable to Power Standby		25		35		45	ns	



# SRAM READ CYCLE #2: E Controlled




### SRAM WRITE CYCLES #1 & #2

# (V<sub>CC</sub> = 5.0V <u>+</u> 10%)


		SYMBOLS		DADANETED	STK110	C48-25	STK11C48-35		STK110	C48-45	UNITS	
NO.	#1	#2 Alt.		PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	25		35		45		ns	
13	t <sub>WLWH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	20		25		30		ns	
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	20		25		30		ns	
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	10		12		15		ns	
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold after End of Write	0		0		0		ns	
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	20		25		30		ns	
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		ns	
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold after End of Write	0		0		0		ns	
20	t <sub>WLQZ</sub> h, i		t <sub>WZ</sub>	Write Enable to Output Disable		10		13		15	ns	
21	t <sub>WHQX</sub>		t <sub>OW</sub>	Output Active after End of Write	5		5		5		ns	

Note i: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the outputs remain in the high-impedance state. Note j:  $\overline{E}$  or  $\overline{W}$  must be  $\ge V_{IH}$  during address transitions.

# SRAM WRITE CYCLE #1: W Controlled



# SRAM WRITE CYCLE #2: E Controlled



4

December 2002

Document Control # ML0003 rev 0.0


### STORE INHIBIT/POWER-UP RECALL

# $(V_{CC} = 5.0V \pm 10\%)$

NO.	SYMBOLS	PARAMETER	STK1	1C48	UNITS	NOTES
NO.	Standard	PAKAMEIEK	MIN	MAX	UNITS	NUTES
22	t <sub>RESTORE</sub>	Power-up RECALL Duration		550	μs	k
23	t <sub>STORE</sub>	STORE Cycle Duration		10	ms	
24	V <sub>SWITCH</sub>	Low Voltage Trigger Level	4.0	4.5	V	
25	V <sub>RESET</sub>	Low Voltage Reset Level		3.6	V	

Note k:  $t_{\text{RESTORE}}$  starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>.

#### STORE INHIBIT/POWER-UP RECALL



5

### SOFTWARE STORE/RECALL MODE SELECTION

Ē	w	A <sub>10</sub> - A <sub>0</sub> (hex)	MODE	I/O	NOTES
L	н	000 555 2AA 7FF 0F0 70F	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>STORE</i>	Output Data Output Data Output Data Output Data Output Data Output High Z	I
L	Н	000 555 2AA 7FF 0F0 70E	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>RECALL</i>	Output Data Output Data Output Data Output Data Output Data Output High Z	I

Note I: The six consecutive addresses must be in the order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle.

# SOFTWARE STORE/RECALL CYCLE<sup>m, n</sup>


# $(V_{CC} = 5.0V \pm 10\%)^{b}$

NO.	SYMBOLS	PARAMETER		C48-25	STK11C48-35		STK11C48-45		UNITS
NO.	STWBOLS	FARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
26	t <sub>AVAV</sub>	STORE/RECALL Initiation Cycle Time	25	- 4	35		45		ns
27	t <sub>AVEL</sub> m	Address Set-up Time	0	N.	0	X 1 - 1	0		ns
28	t <sub>ELEH</sub> m	Clock Pulse Width	20		25		30		ns
29	t <sub>ELAX</sub> m	Address Hold Time	20	0	20		20		ns
30	t <sub>RECALL</sub> m	RECALL Duration	C	20		20		20	μs

Note m: The software sequence is clocked with E controlled reads.

Note in: The six consecutive addresses must be in the order listed in the Software STORE/RECALL Mode Selection Table: (000, 555, 2AA, 7FF, 0F0, 70F) for a STORE cycle or (000, 555, 2AA, 7FF, 0F0, 70E) for a RECALL cycle. W must be high during all six consecutive cycles.

## SOFTWARE STORE/RECALL CYCLE: E Controlled<sup>n</sup>



6

# **DEVICE OPERATION**

The STK11C48 is a versatile memory chip that provides several modes of operation. The STK11C48 can operate as a standard 8K x 8 SRAM. It has an 8K x 8 Nonvolatile Elements shadow to which the SRAM information can be copied or from which the SRAM can be updated in nonvolatile mode.

#### NOISE CONSIDERATIONS

Note that the STK11C48 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately 0.1µF connected between  $V_{cc}$  and  $V_{ss}$ , using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

#### SRAM READ

The STK11C48 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are low and  $\overline{W}$  is high. The address specified on pins A<sub>0-10</sub> determines which of the 2,048 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t<sub>AVQV</sub> (READ cycle #1). If the READ is initiated by  $\overline{E}$  or  $\overline{G}$ , the outputs will be valid at t<sub>ELQV</sub> or at t<sub>GLQV</sub>, whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the t<sub>AVQV</sub> access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought high.

#### **SRAM WRITE**

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are low. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  goes high at the end of the cycle. The data on the common I/O pins  $DQ_{0-7}$  will be written into the memory if it is valid  $t_{\text{DVWH}}$  before the end of a  $\overline{W}$  controlled WRITE or  $t_{\text{DVEH}}$  before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  be kept high during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If  $\overline{G}$  is left low, internal circuitry will turn off the output buffers  $t_{WLOZ}$  after  $\overline{W}$  goes low.

#### SOFTWARE NONVOLATILE STORE

The STK11C48 software *STORE* cycle is initiated by executing sequential READ cycles from six specific address locations. During the *STORE* cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile memory. Once a *STORE* cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for *STORE* initiation, it is important that no other READ or WRITE accesses intervene in the sequence or the sequence will be aborted and no *STORE* or *RECALL* will take place.

To initiate the software *STORE* cycle, the following READ sequence must be performed:

100			
1.	Read address	000 (hex)	Valid READ
2.	Read address	555 (hex)	Valid READ
3.	Read address	2AA (hex)	Valid READ
4.	Read address	7FF (hex)	Valid READ
5.	Read address	0F0 (hex)	Valid READ
6.	Read address	70F (hex)	Initiate STORE cycle

The software sequence must be clocked with  $\overline{E}$  controlled READs.

Once the sixth address in the sequence has been entered, the *STORE* cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that  $\overline{G}$  be low for the sequence to be valid. After the  $t_{\text{STORE}}$  cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

#### SOFTWARE NONVOLATILE RECALL

A software *RECALL* cycle is initiated with a sequence of READ operations in a manner similar to the software *STORE* initiation. To initiate the *RECALL* cycle, the following sequence of READ operations must be performed:

1	Read address	000 (hex)	Valid READ
		( )	
2.	Read address	555 (hex)	Valid READ
3.	Read address	2AA (hex)	Valid READ
4.	Read address	7FF (hex)	Valid READ
5.	Read address	0F0 (hex)	Valid READ
6.	Read address	70E (hex)	Initiate RECALL cycle

Internally, *RECALL* is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time the SRAM will once again be ready for READ and WRITE operations. The *RECALL* operation in no way alters the data in the Nonvolatile Element cells. The nonvolatile data can be recalled an unlimited number of times.

#### **POWER-UP** RECALL

During power up, or after any low-power condition ( $V_{CC} < V_{RESET}$ ), an internal *RECALL* request will be latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a *RECALL* cycle will automatically be initiated and will take  $t_{RESTORE}$  to complete.

If the STK11C48 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected either between  $\overline{W}$  and system  $V_{cc}$  or between  $\overline{E}$  and system  $V_{cc}$ .

#### HARDWARE PROTECT

The STK11C48 offers hardware protection against inadvertent *STORE* operation during low-voltage conditions. When  $V_{CC} < V_{SWITCH}$ , all software *STORE* operations are inhibited.

#### LOW AVERAGE ACTIVE POWER

The STK11C48 draws significantly less current when it is cycled at times longer than 50ns. Figure 2 shows the relationship between  $I_{cc}$  and READ cycle time. Worst-case current consumption is shown for both CMOS and TTL input levels (commercial temperature range,  $V_{cc}$  = 5.5V, 100% duty cycle on chip enable). Figure 3 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK11C48 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITEs; 5) the operating temperature; 6) the  $V_{cc}$  level; and 7) I/O loading.




Figure 2: I<sub>CC</sub> (max) Reads





Figure 3: I<sub>CC</sub> (max) Writes

8

# **ORDERING INFORMATION**



#### **Document Revision History**

Revision	Date	Summary
0.0	October 2002	Removed 20 nsec device.

