

# 32K x 8 Static RAM

#### **Features**

- Low voltage range:
  - -2.7V 3.6V
- · Low active power and standby power
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features
- TTL-compatible inputs and outputs
- · Automatic power-down when deselected
- · CMOS for optimum speed/power


#### **Functional Description**

The WCMS0808U1X is composed of a high-performance CMOS static RAM organized as 32K words by 8 bits. Easy memory expansion is provided by an active LOW chip enable  $(\overline{CE})$  and active LOW output enable  $(\overline{OE})$  and three-state drivers. These devices have an automatic power-down feature,

reducing the power consumption by over 99% when deselected. The WCMS0808U1X is available in the 450-mil-wide (300-mil body width) narrow SOIC and TSOP.

An active LOW write enable signal ( $\overline{\text{WE}}$ ) controls the writing/reading operation of the memory. When  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  inputs are both LOW, data on the eight data input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the memory location addressed by the address present on the address pins (A<sub>0</sub> through A<sub>14</sub>). Reading the device is accomplished by selecting the device and enabling the outputs,  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  active LOW, while  $\overline{\text{WE}}$  remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable  $(\overline{WE})$  is HIGH.





### **Maximum Ratings**

DC Input Voltage <sup>[1]</sup>	–0.5V to V <sub>CC</sub> + 0.5V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	–40°C to +85°C	2.7V to 3.6V

#### **Product Portfolio**

					Power Dissipation (LL D			es)
Product	,	V <sub>CC</sub> Range	)	Speed	Operati	ing (I <sub>CC</sub> )	Standb	y (I <sub>SB2</sub> )
	Min.	Тур.	Max.		Тур.	Max.	Тур.	Max.
WCMS0808U1X	2.7V	3.0	3.6V	70 ns	11 mA	30 mA	0.1 μΑ	40 μΑ

### **Electrical Characteristics** Over the Operating Range

		2 13	WC	MS0808U	J1X		
Parameter	Description	Test Conditions		Min.	<b>Typ.</b> <sup>[1]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -1.0 \text{ mA}$		2.4			V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 2.1 \text{ mA}$				0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2		V <sub>CC</sub> +0.3V	V
V <sub>IL</sub>	Input LOW Voltage			-0.5		0.8	V
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-1		+1	μΑ	
I <sub>OZ</sub>	Output Leakage Current	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CC</sub> , Output Disabled		-1		+1	μΑ
Icc	V <sub>CC</sub> Operating Supply Current	$V_{CC} = 3.6V,$ $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$		11	30	mA	
I <sub>SB1</sub>	Automatic CE Power-Down Current— TTL Inputs	$\begin{aligned} &\text{Max. V}_{CC}, \overline{CE} \ge V_{IH}, \\ &V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL}, f = f_{MAX} \end{aligned}$	Ind'l		100	300	μА
I <sub>SB2</sub>	Automatic CE Power-Down Current— CMOS Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3\text{V} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V or V}_{\text{IN}} \leq 0.3\text{V},  \text{f} = 0 \end{aligned}$	Ind'l		0.1	40	μА

### Capacitance<sup>[3]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.0V$	8	pF


#### Notes:

- 1.  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns.
- 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = Vcc Typ., T<sub>A</sub> = 25°C, and t<sub>AA</sub>=70ns.
- Tested initially and after any design or process changes that may affect these parameters.



## **AC Test Loads and Waveforms**






Equivalent to: THÉVENIN EQUIVALENT  $\begin{matrix} R_{th} \\ OUTPUT & & & & & \\ \end{matrix}$ 

Parameters	3.3 V	Unit
R1	1103	KOhms
R2	1554	KOhms
RTH	645	KOhms
VTH	1.75V	Volts

# Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions <sup>[4]</sup>	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.4			V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = 1.6$ $CE \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$		0.1	6	uA
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[3]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

### **Data Retention Waveform**





# Switching Characteristics Over the Operating Range<sup>[5]</sup>

		WCMS0	808U1X	
Parameter	Description	Min.	Max.	Unit
READ CYCLE		•		
t <sub>RC</sub>	Read Cycle Time	70		ns
t <sub>AA</sub>	Address to Data Valid		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	10		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		25	ns
t <sub>PU</sub>	CE LOW to Power-Up	0	a	ns
t <sub>PD</sub>	CE HIGH to Power-Down		70	ns
WRITE CYCLE <sup>[8,9</sup>	9]	36.3	10 M	
t <sub>WC</sub>	Write Cycle Time	70	4.0.	ns
t <sub>SCE</sub>	CE LOW to Write End	60		ns
t <sub>AW</sub>	Address Set-Up to Write End	60		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	50		ns
t <sub>SD</sub>	Data Set-Up to Write End	30		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		25	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	10		ns

#### Notes:

No input may exceed V<sub>CC</sub>+0.3V.

Test conditions assume signal transition time of 5 ns or less timing reference levels of Vcc/2, input pulse levels of 0 to Vcc, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 100-pF load capacitance.

At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device. 6.


device.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with  $C_L = 5$  pF as in part (b) of AC <u>Te</u>st Loads. T<u>rans</u>ition is measured ±200 mV from steady-state voltage. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.


The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ 



# **Switching Waveforms**

## **Read Cycle No. 1**[10, 11]






#### Notes:


- Device is continuously selected. OE, CE = V<sub>IL</sub>.
   WE is HIGH for read cycle.
   Address valid prior to or coincident with CE transition LOW.



# Switching Waveforms (continued)

# Write Cycle No.1 (WE Controlled) $^{[8,\ 13,\ 14]}$






#### Notes:

- Data I/O is high impedance if OE = V<sub>IH</sub>.
   If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
   During this period, the I/Os are in output state and input signals should not be applied.



# Switching Waveforms (continued)

# Write Cycle No. 3 (WE Controlled, $\overline{\text{OE}}$ LOW) $^{[\,9,\,14]}$



### **Truth Table**

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	H	High Z	Deselect, Output Disabled	Active (I <sub>CC</sub> )




# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	WCMS0808U1X -NF70	N28	28-Lead 450-Mil (300-Mil Body Width) narrow SOIC	Industrial
	WCMS0808U1X-TF70	T28	28-Lead Thin Small Outline Package	

# **Package Diagrams**


## 28-Lead 450-Mil (300-Mil Body Width) SOIC, N28





## Package Diagrams (continued)

#### 28-Lead Thin Small Outline Package, T28





Document Title: WCMS0808U1X, 32K x 8 Static RAM						
REV.	Spec #	ECN#	Issue Date	Orig. of Change	Description of Change	
**	38-14009	115224	1/17/02	MGN	New Datasheet	

