



8-BIT MICROCONTROLLER

GENERAL DESCRIPTION

The W78C33B microcontroller supplies a wider frequency range than most 8-bit microcontrollers on the market. It is functional compatible with the industry standard 80C32 microcontroller series except the one extra 4-bit bit-addressable I/O port (Port 4).

The W78C33B contains four 8-bit bidirectional parallel ports, three 16-bit timer/counters, and a serial port. These peripherals are supported by a six-source, two-level interrupt capability. There are 256 bytes of RAM, and the device supports ROMless operation for application programs.


The W78C33B microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for ... osc. ... in any st continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.

FEATURES

- 8-bit CMOS microcontroller
- · Fully static design
- Low standby current at full supply voltage
- DC-40 MHz operation
- 256 bytes of on-chip scratchpad RAM
- ROMless operation
- 64K bytes program memory address space
- 64K bytes data memory address space
- Four 8-bit bidirectional ports
- One extra 4-bit bidirectional port
- Three 16-bit timer/counters
- One full duplex serial port
- Boolean processor
- Six-source, two-level interrupt capability
- Built-in power management
- · Packages:
 - PLCC 44: W78C33BP-24/40
 - QFP 44: W78C33BF-24/40
 - TQFP 44: W78C33BM-24/40



PIN CONFIGURATIONS





PIN DESCRIPTION

P0.0- P0.7

Port 0, Bits 0 through 7. Port 0 is a bi-directional I/O port. This port also provides a multiplexed low order address/data bus during accesses to external memory.

P1.0- P1.7

Port 1, Bits 0 through 7. Port 1 is a bi-directional I/O port with internal pull-ups. Pins P1.0 and P1.1 also serve as T2 (Timer 2 external input) and T2EX (Timer 2 capture/reload trigger), respectively.

P2.0- P2.7

Port 2, Bits 0 through 7. Port 2 is a bi-directional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.

P3.0-P3.7

Port 3, Bits 0 through 7. Port 3 is a bi-directional I/O port with internal pull-ups. All bits have alternate functions, which are described below:

PIN	ALTERNATE FUNCTION			
P3.0	RXD Serial Receive Data			
P3.1	TXD Serial Transmit Data			
P3.2	INTO External Interrupt 0			
P3.3	INT1 External Interrupt 1			
P3.4	T0 Timer 0 Input			
P3.5	T1 Timer 1 Input			
P3.6	WR Data Write Strobe			
P3.7	RD Data Read Strobe			

P4.0- P4.3

Port 4, Bits 0 through 3. Port 4 is a bi-directional I/O port with internal pull-ups.

EA

External Address Input, active low. This pin forces the processor to execute out of external ROM. This pin should be kept low for all W78C33B operations.

RST

Reset Input, active high. This pin resets the processor. It must be kept high for at least two machine cycles in order to be recognized by the processor.



ALE

Address Latch Enable Output, active high. ALE is used to enable the address latch that separates the address from the data on Port 0. ALE runs at 1/6th of the oscillator frequency. A single ALE pulse is skipped during external data memory accesses. ALE goes to a high state during reset with a weak pull-up.

PSEN

Program Store Enable Output, active low. PSEN enables the external ROM onto the Port 0 address/data bus during fetch and MOVC operations. PSEN goes to a high state during reset with a weak pull-up.

25

XTAL1

Crystal 1. This is the crystal oscillator input. This pin may be driven by an external clock.


XTAL2

Crystal 2. This is the crystal oscillator output. It is the inversion of XTAL

Vss, Vcc

Power Supplies. These are the chip ground and positive supplies.

BLOCK DIAGRAM





FUNCTIONAL DESCRIPTION

The W78C33B architecture consists of a core controller surrounded by various registers, five general purpose I/O ports, 256 bytes of RAM, three timer/counters, and a serial port. The processor supports 111 different instruction and references both a 64K program address space and a 64K data storage space.

Timers 0, 1, and 2

Timers 0, 1, and 2 each consist of two 8-bit data registers. These are called TL0 and TH0 for Timer 0, TL1 and TH1 for Timer 1, and TL2 and TH2 for Timer 2. The TCON and TMOD registers provide control functions for timers 0, 1. The T2CON register provides control functions for Timer 2. RCAP2H and RCAP2L are used as reload/capture registers for Timer 2.

The operations of Timer 0 and Timer 1 are the same as in the W78C31. Timer 2 is a special feature of the W78C33B: it is a 16-bit timer/counter that is configured and controlled by the T2CON register. Like Timers 0 and 1, Timer 2 can operate as either an external event counter or as an internal timer, depending on the setting of bit C/T2 in T2CON. Timer 2 has three operating modes: capture, autoreload, and baud rate generator. The clock speed at capture or auto-reload mode is the same as that of Timers 0 and 1.

Clock

The W78C33B is designed to be used with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used. This makes the W78C33B relatively insensitive to duty cycle variations in the clock.

Crystal Oscillator

The W78C33B incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground, and a resistor must also be connected from XTAL1 to XTAL2 to provide a DC bias when the crystal frequency is above 24 MHz.

External Clock

An external clock should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator. As a result, the external clock signal should have an input one level of greater than 3.5 volts.

Power Management

Idle Mode

The idle mode is entered by setting the IDL bit in the PCON register. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.

Power-down Mode

When the PD bit of the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks, including the oscillator are stopped. The only way to exit power-down mode is by a reset.



Reset

The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running.

An internal trigger circuit in the reset line is used to deglitch the reset line when the W78C33B is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line.

During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.

2. PORT4

Another bit-addressable port P4 is also available and only 4 bits (P4<3:0>) can be used. This port address is located at 0D8H with the same function as that of port P1.

Example: P4	REG 0D	98H
MOV	P4, #0AH	; Output data "A" through P4.0-P4.3.
MOV	A, P4	; Read P4 status to Accumulator.
SETB	P4.0	; Set bit P4.0 🔺 🦉 💦
CLR	P4.1	; Clear bit P4.1

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
DC Power Supply	Vcc-Vss	-0.3	+7.0	V
Input Voltage	Vin	Vss -0.3	Vcc +0.3	V
Operating Temperature	ТА	0	70	°C
Storage Temperature	Tst	-55	+150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.



DC CHARACTERISTICS

(VDD-VSS = 5V \pm 10%, TA = 25°C, Fosc = 20 MHz, unless otherwise specified.)

PARAMETER	SYM.	SPECIFICATION		UNIT	TEST CONDITIONS
		MIN.	MAX.		
Operating Voltage	Vdd	4.5	5.5	V	
Operating Current	IDD	-	20	mA	No load
					Vdd = 5.5V
Idle Current	IIDLE	-	6	mA	Idle mode
					Vdd = 5.5V
Power Down Current	IPWDN	-	50	μA	Power-down mode
				a.	Vdd = 5.5V
Input Current	lin1	-50	+10	μΑ	Vdd = 5.5V
P1, P2, P3, P4			. <u>.</u>	32	VIN = 0V or VDD
Input Current	lin2	-10	+300	μA	Vdd = 5.5V
RST			131		0 < VIN < VDD
Input Leakage Current	Ilk	-10	+10	μΑ	Vdd = 5.5V
P0, EA					0V <vin <="" td="" vdd<=""></vin>
Logic 1 to 0 Transition	I⊤∟ [*4]	-500	-200	μΑ	Vdd = 5.5V
Current					VIN =2.0V
P1, P2, P3, P4					
Input Low Voltage	VIL1	0	0.8	V	VDD = 4.5V
P0, P1, P2, P3, P4, EA					
Input Low Voltage	VIL2	0	0.8	V	VDD = 4.5V
RST					
Input Low Voltage	VIL3	0	0.8	V	Vdd = 4.5V
XTAL1[*4]					
Input High Voltage	VIH1	2.4	Vdd +0.2	V	Vdd = 5.5V
P0, P1, P2, P3, P4, EA					
Input High Voltage	VIH2	3.5	Vdd +0.2	V	Vdd = 5.5V
RST					
Input High Voltage	Vінз	3.5	Vdd +0.2	V	Vdd = 5.5V
XTAL1 [*4]					
Output Low Voltage	VOL1	-	0.45	V	Vdd = 4.5V
P1, P2, P3, P4					IOL = +2 mA



DC	Characteristics,	continued
20	onuluotonotioo,	oontinuou

PARAMETER	SYM.	SPECIFICATION		UNIT	TEST CONDITIONS
		MIN.	MAX.		
Output Low Voltage	VOL2	-	0.45	V	VDD = 4.5V
P0, ALE, PSEN [*3]					IOL = +4mA
Sink Current	ISK1	4	8	mA	Vdd = 4.5V
P1, P2, P3, P4					Vs = 0.45V
Sink Current	ISK2	10	14	mA	VDD = 4.5V
P0, ALE, PSEN					Vs = 0.45V
Output High Voltage	VOH1	2.4	-	V	Vdd = 4.5V
P1, P2, P3, P4				a.	Іон = -100 μА
Output High Voltage	Voh2	2.4	-	V	VDD = 4.5V
P0, ALE, PSEN [*3]			. %	32	Ι ΟΗ = -400 μA
Source Current	ISR1	-120	-180	μΑ	VDD = 4.5V
P1, P2, P3, P4					Vs = 2.4V
Source Current	ISR2	-10	-14	mA	VDD = 4.5V
P0, ALE, PSEN					Vs = 2.4V

Notes:

*1. RST pin is a Schmitt trigger input. RST has internal pull-low resistors of about 30 KΩ.

*3. P0, ALE and /PSEN are tested in the external access mode.


*4. XTAL1 is a CMOS input.

*5. Pins of P1, P2, P3, P4 can source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} approximates to 2V.

AC CHARACTERISTICS

The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TCP), and actual parts will usually experience less than a ± 20 nS variation. The numbers below represent the performance expected from a 1.2 micron CMOS process when using 2 and 4 mA output buffers.

Clock Input Waveform



S



Continued

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Operating Speed	Fop	0	-	40	MHz	1
Clock Period	Тср	25	-	-	nS	2
Clock High	Тсн	10	-	-	nS	3
Clock Low	Tc∟	10	-	-	nS	3

Notes:

1. The clock may be stopped indefinitely in either state.

2. The TCP specification is used as a reference in other specifications.

3. There are no duty cycle requirements on the XTAL1 input.

Program Fetch Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Address Valid to ALE Low	TAAS	1 Tcp-Δ	12-	C.	nS	4
Address Hold after ALE Low	Таан	1 Тср-∆		-	nS	1, 4
ALE Low to PSEN Low	TAPL	1 Tcp-Δ	1Тср	$1Tcp+\Delta$	nS	4
PSEN Low to Data Valid	TPDA	- *	-	2 TCP	nS	2
Data Hold after PSEN High	TPDH	0	-	1 Тср	nS	3
Data Float after PSEN High	TPDZ	0	-	1 Тср	nS	
ALE Pulse Width	TALW	2 Tcp- Δ	2 TCP	-	nS	4
PSEN Pulse Width	TPSW	З Тср- Δ	3 Тср	-	nS	4

Notes:

1. P0.0–P0.7, P2.0–P2.7 remain stable throughout entire memory cycle.

2. Memory access time is 3 TCP.

3. Data have been latched internally prior to PSEN going high.

4. " Δ " (due to buffer driving delay and wire loading) is 20 nS.

Data Read Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
ALE Low to RD Low	Tdar	3 Тср- Δ	-	З Тср+ Δ	nS	1, 2
RD Low to Data Valid	Tdda	-	-	4 TCP	nS	1
Data Hold after RD High	Tddh	0	-	2 TCP	nS	
Data Float after RD High	Tddz	0	-	2 TCP	nS	
RD Pulse Width	Tdrd	6 Тср- Δ	6 Тср	-	nS	2

Notes:

1. Data memory access time is 8 Tcp.

2. " Δ " (due to buffer driving delay and wire loading) is 20 nS.



Data Write Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
ALE Low to WR Low	Tdaw	3 Тср- Δ	-	3 Tcp+ Δ	nS
Data Valid to WR Low	Tdad	1 TCP- Δ	-	-	nS
Data Hold from WR High	Towd	1 Tcp- Δ	-	-	nS
WR Pulse Width	Tdwr	6 Tcp- Δ	6 TCP	-	nS

Note: " Δ " (due to buffer driving delay and wire loading) is 20 nS.


Port Access Cycle

I UIT ACCESS CYCIE				Contraction of the second	
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Port Input Setup to ALE Low	TPDS	1 TCP	A. ST	C	nS
Port Input Hold from ALE Low	Трдн	0		-	nS
Port Output to ALE	TPDA	1 TCP	01	-	nS

Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference.

TIMING WAVEFORMS


Program Fetch Cycle





Timing Waveforms, continued


Data Read Cycle





Timing Waveforms, continued

Port Access Cycle





TYPICAL APPLICATION CIRCUIT

Using External Program Memory and Crystal




Figure A

CRYSTAL	C1	C2	R
16 MHz	30P	30P	-
24 MHz	15P	15P	-
33 MHz	10P	10P	6.8K
40 MHz	5P	5P	6.8K


Above table shows the reference values for crystal applications.

Note: C1, C2, R components refer to Figure A.



PACKAGE DIMENSIONS

44-pin PLCC









HeadquartersNo. 4, Creation Rd. III,Science-Based Industrial Park,Hsinchu, TaiwanTEL: 886-3-579066FAX: 886-3-5792766http://www.winbond.com.tw/Voice & Fax-on-demand: 886-2-27197006

Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd., Taipei, Taiwan TEL: 886-2-27190505 FAX: 886-2-27197502

Winbond Electronics (H.K.) Ltd. Rm. 803, World Trade Square, Tower II, 123 Hoi Bun Rd., Kwun Tong, Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064 Winbond Electronics North America Corp. Winbond Memory Lab. Winbond Microelectronics Corp. Winbond Systems Lab. 2727 N. First Street, San Jose, CA 95134, U.S.A. TEL: 408-9436666 FAX: 408-5441798

Note: All data and specifications are subject to change without notice.