

# 8-BIT MICROCONTROLLER

#### **GENERAL DESCRIPTION**

The W78E62B is an 8-bit microcontroller which has an in-system programmable MTP-ROM for firmware updating. The instruction set of the W78E62B is fully compatible with the standard 8052. The W78E62B contains a 64K bytes of main MTP-ROM and a 4K bytes of auxiliary MTP-ROM which allows the contents of the 64KB main MTP-ROM to be updated by the loader program located at the 4KB auxiliary MTP-ROM; 512 bytes of on-chip RAM; four 8-bit bi-directional and bit-addressable I/O ports; an additional 4-bit port P4; three 16-bit timer/counters; a serial port. These peripherals are supported by a eight sources two-level interrupt capability. To facilitate programming and verification, the MTP-ROM inside the W78E62B allows the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security.


The W78E62B microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the 海方在部 processor. m.cr

#### **FEATURES**

- Fully static design 8-bit CMOS microcontroller up to 40 MHz.
- 64K bytes of in-system programmable MTP-ROM for Application Program (APROM).
- 4K bytes of auxiliary MTP-ROM for Loader Program (LDROM).
- · Low standby current at full supply voltage.
- 512 bytes of on-chip RAM. (including 256 bytes of AUX-RAM, software selectable)
- 64K bytes program memory address space and 64K bytes data memory address space.
- Four 8-bit bi-directional ports.
- One 4-bit multipurpose programmable port.
- Build-in 74373 and 74244 logical functions on Port 2.(software programmable)
- Three 16-bit timer/counters
- · One full duplex serial port
- · Eight-sources, two-level interrupt capability
- · Built-in power management
- Code protection
- PACKAGE
  - PLCC 44: W78E62BP-40
  - LQFP 48: W78E62BD-40



#### **PIN CONFIGURATIONS**





### **PIN DESCRIPTION**

| SYMBOL    | TYPE  | DESCRIPTIONS  |
|-----------|-------|---|
| ĒĀ        | I     | EXTERNAL ACCESS ENABLE: This pin forces the processor to execute the external ROM. The ROM address and data will not be presented on the bus if the $\overline{EA}$ pin is high and the program counter is within the 64 KB area.   |
| PSEN      | ОН    | PROGRAM STORE ENABLE: PSEN enables the external ROM data in the   |
|           |       | Port 0 address/data bus. When internal ROM access is performed, no PSEN strobe signal outputs originate from this pin.  |
| ALE       | ОН    | ADDRESS LATCH ENABLE: ALE is used to enable the address latch that separates the address from the data on Port 0. ALE runs at 1/6th of the oscillator frequency. An ALE pulse is omitted during external data memory accesses.  |
| RST       | ΙL    | RESET: A high on this pin for two machine cycles while the oscillator is running resets the device.   |
| XTAL1     | Ι     | CRYSTAL 1: This is the crystal oscillator input. This pin may be driven by an external clock.   |
| XTAL2     | 0     | CRYSTAL 2: This is the crystal oscillator output. It is the inversion of XTAL1.   |
| Vss       | I     | GROUND: ground potential.   |
| Vdd       | I     | POWER SUPPLY: Supply voltage for operation.   |
| P0.0-P0.7 | I/O D | PORT 0: Function is the same as that of standard 8052.  |
| P1.0-P1.7 | I/O H | PORT 1: Function is the same as that of standard 8052.  |
| P2.0-P2.7 | I/O H | PORT 2: Port 2 is a bi-directional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory. It also can be programmed to be an output-latched port like an on-chip 74373, or a buffer input port like an on-chip 74244. |
| P3.0–P3.7 | I/O H | PORT 3: Function is the same as that of the standard 8052.  |
| P4.0-P4.3 | I/O H | PORT 4: A bi-directional I/O port with alternate function. See details below.   |

\* Note : TYPE I: input, O: output, I/O: bi-directional, H: pull-high, L: pull-low, D: open drain

#### Port 4

Port 4, SFR P4 at address D8H, is a 4-bit multipurpose programmable I/O port. Each bit can be configured individually by software. The Port 4 has four different operation mode:

In mode 0, P4.0–P4.3 is a bi-directional I/O port which is same as port 1. P4.2 and P4.3 also serve as external interrupt  $\overline{INT3}$  and  $\overline{INT2}$  if enabled.


In mode 1, P4.0–P4.3 are read data strobe signals which are synchronized with RD signal at specified addresses. These signals can be used as chip-select signals for external peripherals.



In mode 2, P4.0–P4.3 are write data strobe signals which are synchronized with WR signal at specified addresses. These signals can be used as chip-select signals for external peripherals.

In mode 3, P4.0–P4.3 are read data strobe signals which are synchronized with RD or WR signal at specified addresses. These signals can be used as chip-select signals for external peripherals.

When Port 4 is configured with the feature of chip-select signals, the chip-select signal address range depends on the contents of the SFR P4xAH, P4xAL, P4CONA and P4CONB. The registers P4xAH and P4xAL contain the 16-bit base address of P4.x. The registers P4CONA and P4CONB contain the control bits to configure the Port 4 operation mode.



#### **BLOCK DIAGRAM**



#### FUNCTIONAL DESCRIPTION

The W78E62B architecture consists of a core controller surrounded by various registers, four general purpose I/O ports, one special purpose programmable 4-bits I/O port, 512 bytes of RAM, three timer/counters, a serial port, and an internal 74373 latch and 74244 buffer which can be switched to port2. The processor supports 111 different opcodes and references both a 64K program address space and a 64 K data storage space.

#### RAM

The internal data RAM in the W78E62B is 512 bytes. It is divided into two banks: 256 bytes of scratchpad RAM and 256 bytes of AUX-RAM. These RAMs are addressed by different ways.

- RAM 0H–127H can be addressed directly and indirectly as the same as in 8051. Address pointers are R0 and R1 of the selected register bank.
- RAM 128H–255H can only be addressed indirectly as the same as in 8051. Address pointers are R0, R1 of the selected registers bank.
- AUX-RAM 0H–255H is addressed indirectly as the same way to access external data memory with the MOVX instruction. Address pointer are R0 and R1 of the selected register bank and DPTR register. An access to external data memory locations higher than 255H will be performed with the MOVX instruction in the same way as in the 8051. The AUX-RAM is disable after a reset. Setting the bit 4 in CHPCON register will enable the access to AUX-RAM. When AUX-RAM is enabled the instructions of "MOVX @Ri" will always access to on-chip AUX-RAM. When executing from internal program memory, an access to AUX-RAM will not affect the Ports P0, P2, WR and RD.

#### Timers 0, 1, and 2

Timers 0, 1, and 2 each consist of two 8-bit data registers. These are called TL0 and TH0 for Timer 0, TL1 and TH1 for Timer 1, and TL2 and TH2 for Timer 2. The TCON and TMOD registers provide control functions for timers 0, 1. The T2CON register provides control functions for Timer 2. RCAP2H and RCAP2L are used as reload/capture registers for Timer 2.

The operations of Timer 0 and Timer 1 are the same as in the W78C51. Timer 2 is a 16-bit timer/counter that is configured and controlled by the T2CON register. Like Timers 0 and 1, Timer 2 can operate as either an external event counter or as an internal timer, depending on the setting of bit C/T2 in T2CON. Timer 2 has three operating modes: capture, auto-reload, and baud rate generator. The clock speed at capture or auto-reload mode is the same as that of Timers 0 and 1.

#### INT2/INT3

Two additional external interrupts,  $\overline{\text{INT2}}$  and  $\overline{\text{INT3}}$ , whose functions are similar to those of external interrupt 0 and 1 in the standard 80C52. The functions/status of these interrupts are determined/shown by the bits in the XICON (External Interrupt Control) register. The XICON register is bit-addressable but is not a standard register in the standard 80C52. Its address is at 0C0H. To set/clear bits in the XICON register, one can use the "SETB ( $\overline{\text{CLR}}$ ) bit" instruction. For example, "SETB 0C2H" sets the EX2 bit of XICON.



#### XICON - external interrupt control (C0H)

| PX3 EX3 IE3 IT3 PX2 EX2 IE2 | IT2 |
|-----------------------------|-----|
|-----------------------------|-----|

- PX3: External interrupt 3 priority high if set
- EX3: External interrupt 3 enable if set
- IE3: If IT3 = 1, IE3 is set/cleared automatically by hardware when interrupt is detected/serviced
- IT3: External interrupt 3 is falling-edge/low-level triggered when this bit is set/cleared by software
- PX2: External interrupt 2 priority high if set
- EX2: External interrupt 2 enable if set
- IE2: If IT2 = 1, IE2 is set/cleared automatically by hardware when interrupt is detected/serviced
- IT2: External interrupt 2 is falling-edge/low-level triggered when this bit is set/cleared by software

#### **Eight-source interrupt informations:**

| ight-source interrupt informations: |                   |  |                                |                                 |  |  |  |
|-------------------------------------|-------------------|--|--------------------------------|---------------------------------|--|--|--|
| INTERRUPT<br>SOURCE                 | VECTOR<br>ADDRESS | POLLING<br>SEQUENCE WITHIN<br>PRIORITY LEVEL | ENABLE<br>REQUIRED<br>SETTINGS | INTERRUPT<br>TYPE<br>EDGE/LEVEL |  |  |  |
| External Interrupt 0                | 03H               | 0 (highest)                                  | IE.0                           | TCON.0                          |  |  |  |
| Timer/Counter 0                     | 0BH               | 1  | IE.1                           | -                               |  |  |  |
| External Interrupt 1                | 13H               | 2  | IE.2                           | TCON.2                          |  |  |  |
| Timer/Counter 1                     | 1BH               | 3  | IE.3                           | -                               |  |  |  |
| Serial Port                         | 23H               | 4  | IE.4                           | -                               |  |  |  |
| Timer/Counter 2                     | 2BH               | 5  | IE.5                           | -                               |  |  |  |
| External Interrupt 2                | 33H               | 6  | XICON.2                        | XICON.0                         |  |  |  |
| External Interrupt 3                | 3BH               | 7 (lowest)                                   | XICON.6                        | XICON.3                         |  |  |  |

#### Clock

The W78E62B is designed to be used with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used by default. This makes the W78E62B relatively insensitive to duty cycle variations in the clock.

#### **Crystal Oscillator**

The W78E62B incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground, and a resistor must also be connected from XTAL1 to XTAL2 to provide a DC bias when the crystal frequency is above 24 MHz.

#### **External Clock**

An external clock should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator. As a result, the external clock signal should have an input one level of greater than 3.5 volts.





#### **Power Management**

#### Idle Mode

The idle mode is entered by setting the IDL bit in the PCON register. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.

#### **Power-down Mode**

When the PD bit in the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks are stopped, including the oscillator. To exit from power-down mode is by a hardware reset or external interrupts INT0 to INT3 when enabled and set to level triggered.

#### **Reduce EMI Emission**

The W78E62B allows user to diminish the gain of on-chip oscillator amplifier by using programmer to clear the B7 bit of security register. Once B7 is set to 0, a half of gain will be decreased. Care must be taken if user attempts to diminish the gain of oscillator amplifier, reducing a half of gain may affect the external crystal operating improperly at high frequency above 24 MHz. The value of R and C1,C2 may need some adjustment while running at lower gain.

#### Reset

The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running. An internal trigger circuit in the reset line is used to deglitch the reset line when the W78E62B is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line. During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.

| F8 |                    |                    |                    |                   |                   |                    |                    | FF |
|----|--------------------|--------------------|--------------------|-------------------|-------------------|--------------------|--------------------|----|
| F0 | +B<br>00000000     |                    |                    |                   |                   | CHPENR<br>00000000 |                    | F7 |
| E8 |                    |                    |                    |                   |                   |                    |                    | EF |
| E0 | +ACC<br>00000000   |                    |                    |                   |                   |                    |                    | E7 |
| D8 | +P4<br>xxxx1111    |                    |                    |                   |                   |                    |                    | DF |
| D0 | +PSW<br>00000000   |                    |                    |                   |                   |                    |                    | D7 |
| C8 | +T2CON<br>00000000 | RCAP2L<br>00000000 | RCAP2H<br>00000000 | TL2<br>00000000   | TH2<br>00000000   |                    |                    | CF |
| C0 | XICON<br>00000000  | P4CONA<br>00000000 | P4CONB<br>00000000 | SFRAL<br>00000000 | SFRAH<br>00000000 | SFRFD<br>00000000  | SFRCN<br>00000000  | C7 |
| B8 | +IP<br>00000000    |                    |                    |                   |                   |                    | CHPCON<br>0xx00000 | BF |

#### W78E62B Special Function Registers (SFRs) and Reset Values



W78E62B Special Function Registers (SFRs) and Reset Values, continued

| 1  |          |           |          |         |          |          |          |          |    |
|----|----------|-----------|----------|---------|----------|----------|----------|----------|----|
| B0 | +P3      |           |          |         | P43AL    | P43AH    |          |          | B7 |
|    | 0000000  |           |          |         | 00000000 | 0000000  |          |          |    |
| A8 | +IE      |           |          |         | P42AL    | P42AH    | P2ECON   |          | AF |
|    | 0000000  |           |          |         | 00000000 | 00000000 | 0000xx00 |          |    |
| A0 | +P2      |           |          |         |          |          |          |          | A7 |
|    | 11111111 |           |          |         |          |          |          |          |    |
| 98 | +SCON    | SBUF      |          |         |          |          | P2EAL    | P2EAH    | 9F |
|    | 0000000  | XXXXXXXXX |          |         |          |          | 0000000  | 0000000  |    |
| 90 | +P1      |           |          |         | P41AL    | P41AH    |          |          | 97 |
|    | 11111111 |           |          |         | 00000000 | 00000000 |          |          |    |
| 88 | +TCON    | TMOD      | TL0      | TL1     | TH0      | TH1      |          |          | 8F |
|    | 0000000  | 0000000   | 00000000 | 0000000 | 0000000  | 00000000 |          |          |    |
| 80 | +P0      | SP        | DPL      | DPH     | P40AL    | P40AH    |          | PCON     | 87 |
|    | 11111111 | 00000111  | 00000000 | 0000000 | 00000000 | 00000000 |          | 00110000 |    |

Note: 1.The SFRs marked with a plus sign(+) are both byte- and bit-addressable.

#### P4CONB (C3H)

| 2. Th  | 2. The text of SFR with bold type characters are extension function registers. |  |  |  |  |  |  |
|--------|--|--|--|--|--|--|--|
| P4CONI | P4CONB (C3H)   |  |  |  |  |  |  |
| BIT    | NAME   | FUNCTION   |  |  |  |  |  |
| 7, 6   | P43FUN1  | 00: Mode 0. P4.3 is a general purpose I/O port which is the same as Port1.   |  |  |  |  |  |
|        | P43FUN0  | 01: Mode 1. P4.3 is a Read Strobe signal for chip select purpose. The address range depends on the SFR P43AH, P43AL, P43CMP1 and P43CMP0.        |  |  |  |  |  |
|        |  | 10: Mode 2. P4.3 is a Write Strobe signal for chip select purpose. The address range depends on the SFR P43AH, P43AL, P43CMP1 and P43CMP0.       |  |  |  |  |  |
|        |  | 11: Mode 3, P4.3 is a Read/Write Strobe signal for chip select purpose. The address range depends on the SFR P43AH, P43AL, P43CMP1, and P43CMP0. |  |  |  |  |  |
| 5, 4   | P43CMP1  | Chip-select signals address comparison:  |  |  |  |  |  |
|        | P43CMP0  | 00: Compare the full address (16 bits length) with the base address register P43AH, P43AL.   |  |  |  |  |  |
|        |  | 01: Compare the 15 high bits (A15–A1) of address bus with the base address register P43AH, P43AL.  |  |  |  |  |  |
|        |  | 10: Compare the 14 high bits (A15–A2) of address bus with the base address register P43AH, P43AL.  |  |  |  |  |  |
|        |  | 11: Compare the 8 high bits (A15–A8) of address bus with the base address register P43AH, P43AL.   |  |  |  |  |  |
| 3, 2   | P42FUN1<br>P42FUN0   | The P4.2 function control bits which are the similar definition as P43FUN1, P43FUN0.   |  |  |  |  |  |
| 1, 0   | P42CMP1<br>P42CMP0   | The P4.2 address comparator length control bits which are the similar definition as P43CMP1, P43CMP0.  |  |  |  |  |  |



#### P4CONA (C2H)

| BIT  | NAME               | FUNCTION  |  |  |  |
|------|--------------------|---|--|--|--|
| 7, 6 | P41FUN1<br>P41FUN0 | The P4.1 function control bits which are the similar definition as P43FUN1, P43FUN0.                  |  |  |  |
| 5, 4 | P41CMP1<br>P41CMP0 | The P4.1 address comparator length control bits which are the similar definition as P43CMP1, P43CMP0. |  |  |  |
| 3, 2 | P40FUN1<br>P40FUN0 | The P4.0 function control bits which are the similar definition as P43FUN1, P43FUN0.                  |  |  |  |
| 1, 0 | P40CMP1<br>P40CMP0 | The P4.0 address comparator length control bits which are the similar definition as P43CMP1, P43CMP0. |  |  |  |

#### Port 4 Base Address Registers

#### P40AH, P40AL:

The Base address register for comparator of P4.0. P40AH contains the high-order byte of address, P40AL contains the low-order byte of address.

#### P41AH, P41AL:

The Base address register for comparator of P4.1. P41AH contains the high-order byte of address, P41AL contains the low-order byte of address.

#### P42AH, P42AL:

The Base address register for comparator of P4.2. P42AH contains the high-order byte of address, P42AL contains the low-order byte of address.

#### P43AH, P43AL:

The Base address register for comparator of P4.3. P43AH contains the high-order byte of address, P43AL contains the low-order byte of address.

#### The SFR for Port 4

#### P4 (D8H)


| BIT | NAME | FUNCTION  |
|-----|------|---|
| 7   | -    | Reserve   |
| 6   | -    | Reserve   |
| 5   | -    | Reserve   |
| 4   | -    | Reserve   |
| 3   | P43  | Port 4 Data bit which outputs to pin P4.3 at mode 0.  |
| 2   | P42  | Port 4 Data bit. which outputs to pin P4.2 at mode 0. |
| 1   | P41  | Port 4 Data bit. which outputs to pin P4.1at mode 0.  |
| 0   | P40  | Port 4 Data bit which outputs to pin P4.0 at mode 0.  |



Here is an example to program the P4.0 as a write strobe signal at the I/O port address 1234H–1237H and positive polarity, and P4.1–P4.3 are used as general I/O ports.

|                 | B / B / I / W / B / I |  |
|-----------------|-----------------------|--|
| MOV             | P40AH,#12H            |  |
| MOV             | P40AL,#34H            | ; Define the base I/O address 1234H for P4.0 as an special function                      |
|                 |                       | ; pin  |
| MOV             | P4CONA,#00001010B     | ; Define the P4.0 as a write strobe signal pin and the comparator ; length ;is 14        |
| MOV             | P4CONB,#00H           | ; P4.1–P4.3 as general I/O port which are the same as PORT1                              |
| MOV             | P2ECON,#10H           | ; Write the P40SINV = 1 to inverse the P4.0 write strobe polarity ; default is negative. |
| MOV             | CHPENR,#00H           | ; Disable CHPCON write attribute.  |
| <b>T</b> I2 2 2 | A MOVING              |  |

Then any instruction MOVX @DPTR,A (with DPTR = 1234H-1237H) will generate the positive polarity write strobe signal at pin P4.0. And the instruction MOV P4,#XX will output the bit3 to bit1 of data #XX to pin P4.3–P4.1.





#### P2EAH, P2EAL:

The Port Enable Address Registers for Port2 as an Input Buffer/Output-Latched Port.

The I/O port enable address is need to assign when Port2 is defined as input buffer like a 74244, or a output-latched logic like a 74373. The P2EAH contains the high-order byte of address, the P2EAL contains the low-order byte of address. The following example shows how to program the Port 2 as a output-latched port at address 5678H.


| MOV P2EAL,#78H  | ; High-order byte of address to enable Port2 latch function. |
|-----------------|--|
| MOV P2EAH,#56H  | ; Low-order byte of address to enable Port2 latch function.  |
| MOV P2ECON,#02H | ; Configure the Port2 as an output-latched port.             |
| MOV DPTR,#5678H | ; Move data 5678H to DPTR.                                   |
| MOV A, #55H     |  |
| MOVX @DPTR, A   | ; The pins P2.7–P2.0 will output and latch the value 55H.    |
|                 |  |

When Port2 is configured as 74244 or 74373 function, the instruction "MOV data #XX to P2 register only but not output to port pins P2.7–P2.0. Port 2 Expanded Control Register(P2ECON). P2,#XX " will write the om.c

#### P2ECON (AEH)

|      | . ,      |  |
|------|----------|--|
| BIT  | NAME     | FUNCTION   |
| 7    | P43CSINV | The active polarity of P4.3 when pin P4.3 is defined as read and/or write  |
|      |          | strobe signal.   |
|      |          | = 1 : P4.3 is active high when pin P4.3 is defined as read and/or write strobe signal.   |
|      |          | = 0 : P4.3 is active low when pin P4.3 is defined as read and/or write strobe  |
|      |          | signal.  |
| 6    | P42CSINV | The similarity definition as P43SINV.  |
| 5    | P41CSINV | The similarity definition as P43SINV.  |
| 4    | P40CSINV | The similarity definition as P43SINV.  |
| 3    | -        | Reserve  |
| 2    | -        | Reserve  |
| 1, 0 | P2CN1,   | 00 : Pins P2.7–P2.0 is the standard 8051 Port 2.   |
|      | P2CN0    | 01 : Pins P2.7–P2.0 is input buffer port which the port enable address<br>depends on the content of P2EAL and P2EAH                    |
|      |          | <ol> <li>Pins P2.7–P2.0 is output-latched port which the port enable address<br/>depends on the content of P2EAL and P2EAH.</li> </ol> |
|      |          | 11 : Undefined.  |

# Electronics Corp.



#### In-System Programming (ISP) Mode

The W78E62B equips one 64K byte of main MTP-ROM bank for application program (called APROM) and one 4K byte of auxiliary MTP-ROM bank for loader program (called LDROM). In the normal operation, the microcontroller executes the code in the APROM. If the content of APROM needs to be modified, the W78E62B allows user to activate the In-System Programming (ISP) mode by setting the CHPCON register. The CHPCON is read-only by default, software must write two specific values 87H, then 59H sequentially to the CHPENR register to enable the CHPCON write attribute. Writing CHPENR register with the values except 87H and 59H will close CHPCON register write attribute. The W78E62B achieves all in-system programming operations including enter/exit ISP Mode, program, erase, read ...etc, during device in the idle mode. Setting the bit CHPCON.0 the device will enter in-system programming mode after a wake-up from idle mode. Because device needs proper time to complete the ISP operations before awaken from idle mode, software may use timer interrupt to control the duration for wake-up from idle mode. This in-system programming feature makes the job easy and efficient in which the application needs to update firmware frequently. In some applications, the in-system programming feature make it possible that the end-user is able to easily update the system firmware by themselves without opening the chassis.



#### SFRAH, SFRAL:

The objective address of on-chip MTP-ROM in the in-system programming mode. SFRFAH contains the high-order byte of address, SFRFAL contains the low-order byte of address.

#### SFRFD:

The programming data for on-chip MTP-ROM in programming mode.

#### SFRCN:

The control byte of on-chip MTP-ROM programming mode.

#### SFRCN (C7)

| BIT   | NAME      | FUNCTION  |  |  |  |
|-------|-----------|---|--|--|--|
| 7     | -         | Reserve.  |  |  |  |
| 6     | WFWIN     | On-chip MTP-ROM bank select for in-system programming.                      |  |  |  |
|       |           | = 0 : 64K bytes MTP-ROM bank is selected as destination for re-programming. |  |  |  |
|       |           | = 1 : 4K bytes MTP-ROM bank is selected as destination for re-programming.  |  |  |  |
| 5     | OEN       | MTP-ROM output enable.  |  |  |  |
| 4     | CEN       | MTP-ROM chip enable.  |  |  |  |
| 3, 2, | CTRL[3:0] | The flash control signals   |  |  |  |
| 1, 0  |           |   |  |  |  |
|       |           |   |  |  |  |

| Mode                | WFWIN | CTRL<3:0> | OEN | CEN | SFRAH,SFRAL | SFRFD    |
|---------------------|-------|-----------|-----|-----|-------------|----------|
| Erase 64 KB APROM   | 0     | 0010      | 1   | 0   | Х           | Х        |
| Program 64 KB APROM | 0     | 0001      | 1   | 0   | Address in  | Data in  |
| Read 64 KB APROM    | 0     | 0000      | 0   | 0   | Address in  | Data out |
| Erase 4 KB LDROM    | 1     | 0010      | 1   | 0   | Х           | Х        |
| Program 4 KB LDROM  | 1     | 0001      | 1   | 0   | Address in  | Data in  |
| Read 4 KB LDROM     | 1     | 0000      | 0   | 0   | Address in  | Data out |



#### In-System Programming Control Register (CHPCON)

#### CHPCON (BFH)

| BIT | NAME                  | FUNCTION  |
|-----|-----------------------|---|
| 7   | SWRESET<br>(F04KMODE) | When this bit is set to 1, and both FBOOTSL and FPROGEN are set to 1. It will enforce microcontroller reset to initial condition just like power on reset. This action will re-boot the microcontroller and start to normal operation. To read this bit in logic-1 can determine that the F04KBOOT mode is running.   |
| 6   | -                     | Reserve.  |
| 5   | -                     | Reserve.  |
| 4   | ENAUXRAM              | 1: Enable on-chip AUX-RAM.  |
|     |                       | 0: Disable the on-chip AUX-RAM  |
| 3   | 0                     | must set to 0.  |
| 2   | 0                     | must set to 0.  |
| 1   | FBOOTSL               | <ul> <li>The Program Location Select.</li> <li>0: The Loader Program locates at the 64 KB APROM. 4 KB LDROM is destination for re-programming.</li> <li>1: The Loader Program locates at the 4 KB memory bank. 64 KB APROM is destination for re-programming.</li> </ul>  |
| 0   | FPROGEN               | <ul> <li>MTP-ROM Programming Enable.</li> <li>= 1:enable. The microcontroller enter the in-system programming mode after entering the idle mode and wake-up from interrupt. During in-system programming mode, the operation of erase, program and read are acheived when device enters idle mode.</li> <li>= 0 0:disable. The on-chip flash memory is read-only. In-system programmability is disabled.</li> </ul> |


#### F04KBOOT Mode (Boot From LDROM)

By default, the W78E62B boots from APROM program after a power on reset. On some occasions, user can force the W78E62B to boot from the LDROM program via following settings. The possible situation that you need to enter F04KBOOT mode is when the APROM program can not run properly and device can not jump back to LDROM to execute in-system programming function. Then you can use this F04KBOOT mode to force the W78E62B jumps to LDROM and excutes in-system programming procedure. When you design your system, you may reserve the pins P2.6, P2.7 to switches or jumpers. For example in a CD-ROM system, you can connect the P2.6 and P2.7 to PLAY and EJECT buttons on the panel. When the APROM program fails to execute the normal application program. User can press both two buttons at the same time and then turn on the power of the personal computer to force the W78E62B to enter the F04KBOOT mode. After power on of personal computer, you can release both buttons and finish the in-system programming procedure to update the APROM code. In application system design, user must take care of the P2, P3, ALE,  $\overline{EA}$  and  $\overline{PSEN}$  pin value at reset to prevent from accidentally activating the programming mode or F04KBOOT mode.




#### F04KBOOT MODE

| P4.3 | P2.7 | P2.6 | Mode     |
|------|------|------|----------|
| Х    | L    | L    | FO4KBOOT |
| L    | Х    | Х    | FO4KBOOT |






The Algorithm of In-System Programming



#### inbond Electronics Corp.






#### Security

During the on-chip MTP-ROM programming mode, the MTP-ROM can be programmed and verified repeatedly. Until the code inside the MTP-ROM is confirmed OK, the code can be protected. The protection of MTP-ROM and those operations on it are described below.

The W78E62B has several Special Setting Registers, including the Security Register and Company/Device ID Registers, which can not be accessed in programming mode. Those bits of the Security Registers can not be changed once they have been programmed from high to low. They can only be reset through erase-all operation. The contents of the Company ID and Device ID registers have been set in factory. The Security Register is located at the 0FFFFH of the LDROM space.



#### Lock bit

This bit is used to protect the customer's program code in the W78E62B. It may be set after the programmer finishes the programming and verifies sequence. Once this bit is set to logic 0, both the MTP ROM data and Special Setting Registers can not be accessed again.

#### **MOVC** Inhibit

This bit is used to restrict the accessible region of the MOVC instruction. It can prevent the MOVC instruction in external program memory from reading the internal program code. When this bit is set to logic 0, a MOVC instruction in external program memory space will be able to access code only in the external memory, not in the internal memory. A MOVC instruction in internal program memory space will always be able to access the ROM data in both internal and external memory. If this bit is logic 1, there are no restrictions on the MOVC instruction.



#### Encryption

This bit is used to enable/disable the encryption logic for code protection. Once encryption feature is enabled, the data presented on port 0 will be encoded via encryption logic. Only whole chip erase will reset this bit.

#### **Oscillator Control**

W78E62B allow user to diminish the gain of on-chip oscillator amplifier by using programmer to set the bit B7 of security register. Once B7 is set to 0, a half of gain will be decreased. Care must be taken if user attempts to diminish the gain of oscillator amplifier, reducing a half of gain may improperly affect the external crystal operation at high frequency above 24 MHz. The value of R and C1,C2 may need some adjustment while running at lower gain.

#### **ABSOLUTE MAXIMUM RATINGS**

| ITEM | SYMBOL  | PARAMETER             | MIN.    | MAX.     | UNIT |
|------|---------|-----------------------|---------|----------|------|
| 1    | Vdd-Vss | DC Power Supply       | -0.3    | +6.0     | V    |
| 2    | Vin     | Input Voltage         | Vss-0.3 | VDD +0.3 | V    |
| 3    | TA      | Operating Temperature | 0       | 70       | °C   |
| 4    | Tst     | Storage Temperature   | -55     | +150     | °C   |
|      |         | a Ra                  |         |          |      |

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

### D.C. ELECTRICAL CHARACTERISTICS

(VDD-VSS = 5V±10%, TA = 25 °C, Fosc = 20 MHz, unless otherwise specified.)

| SYMBOL | PARAMETER          | S    | PECIFICATI | ON   | TEST CONDITIONS               |
|--------|--------------------|------|------------|------|-------------------------------|
|        |                    | MIN. | MAX.       | UNIT |                               |
| Vdd    | Operating Voltage  | 4.5  | 5.5        | V    | RST = 1, P0 = VDD             |
| Idd    | Operating Current  | -    | 20         | mA   | No load                       |
|        |                    |      |            |      | VDD = 5.5V                    |
| IDLE   | Idle Current       | -    | 6          | mA   | Idle mode                     |
|        |                    |      |            |      | Vdd = 5.5V                    |
| IPWDN  | Power Down Current | -    | 50         | μΑ   | Power-down mode               |
|        |                    |      |            |      | Vdd = 5.5V                    |
| lin1   | Input Current      | -50  | +10        | μA   | Vdd = 5.5V                    |
|        | P1, P2, P3, P4     |      |            |      | VIN = 0V or VDD               |
| lin2   | Input Current RST  | -10  | +300       | μΑ   | Vdd = 5.5V                    |
|        |                    |      |            |      | 0 <vin<vdd< td=""></vin<vdd<> |

#### inbond Electronics Corp.

| SYMBOL | PARAMETER                                   | S    | PECIFICATIO | N    | TEST CONDITIONS           |
|--------|---|------|-------------|------|---------------------------|
|        |   | MIN. | MAX.        | UNIT |                           |
| VIL1   | Input Low Voltage                           | 0    | 0.8         | V    | VDD = 4.5V                |
|        | P0, P1, P2, P3, P4, EA                      |      |             |      |                           |
| VIL2   | Input Low Voltage RST                       | 0    | 0.8         | V    | Vdd = 4.5V                |
| VIL3   | Input Low Voltage<br>XTAL1 <sup>[*4]</sup>  | 0    | 0.8         | V    | VDD = 4.5V                |
| VIH1   | Input High Voltage                          | 2.4  | VDD+0.2     | V    | Vdd = 5.5V                |
|        | P0, P1, P2, P3, P4, EA                      |      |             |      |                           |
| VIH2   | Input High Voltage RST                      | 3.5  | VDD+0.2     | V    | VDD = 5.5V                |
| Vінз   | Input High Voltage<br>XTAL1 <sup>[*4]</sup> | 3.5  | VDD+0.2     | V    | VDD = 5.5V                |
| VOL1   | Output Low Voltage<br>P1, P2, P3, P4        | -    | 0.45        | V    | VDD = 4.5V<br>10L = +2 mA |
| VOL2   | Output Low Voltage                          |      | 0.45        | V    | VDD = 4.5V                |
|        | P0, ALE, PSEN <sup>[*3]</sup>               |      |             |      | IOL = +4 mA               |
| lsk1   | Sink current P1, P3, P4                     | 4    | 12          | mA   | VDD = 4.5V                |
|        |   |      |             |      | Vin = 0.45V               |
| lsk2   | Sink current                                | 10   | 20          | mA   | VDD = 4.5V                |
|        | P0, P2, ALE, PSEN                           |      |             |      | Vin = 0.45V               |
| VOH1   | Output High Voltage                         | 2.4  | -           | V    | VDD = 4.5V                |
|        | P1, P2, P3, P4                              |      |             |      | Іон = -100 μА             |
| Voh2   | Output High Voltage                         | 2.4  | -           | V    | VDD = 4.5V                |
|        | P0, ALE, PSEN <sup>[*3]</sup>               |      |             |      | Іон = -400 μА             |
| lsr1   | Source current                              | -120 | -250        | μA   | VDD = 4.5V                |
|        | P1, P2, P3, P4                              |      |             |      | Vin = 2.4V                |
| lsr2   | Source current                              | -8   | -20         | mA   | VDD = 4.5V                |
|        | P0, P2, ALE, PSEN                           |      |             |      | Vin = 2.4V                |

D.C. Electrical characteristics, continued

Notes:

\*1. RST pin is a Schmitt trigger input.

\*3. P0, ALE and /PSEN are tested in the external access mode.

\*4. XTAL1 is a CMOS input.


\*5. Pins of P1, P2, P3, P4 can source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V<sub>IN</sub> approximates to 2V.



### **AC CHARACTERISTICS**

The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TCP), and actual parts will usually experience less than a ••20 nS variation. The numbers below represent the performance expected from a 0.6 micron CMOS process when using 2 and 4 mA output buffers.

#### **Clock Input Waveform**



| PARAMETER       | SYMBOL | MIN. | TYP. | MAX. | UNIT | NOTES |
|-----------------|--------|------|------|------|------|-------|
| Operating Speed | FOP    | 0    |      | 40   | MHz  | 1     |
| Clock Period    | Тср    | 25   | -    | -    | nS   | 2     |
| Clock High      | Тсн    | 10   | -    | -    | nS   | 3     |
| Clock Low       | TCL    | 10   | -    | -    | nS   | 3     |

Notes:

1. The clock may be stopped indefinitely in either state.

2. The TCP specification is used as a reference in other specifications.

3. There are no duty cycle requirements on the XTAL1 input.

# Vinbond

#### **Program Fetch Cycle**

| PARAMETER                  | SYMBOL | MIN.            | TYP.  | MAX.  | UNIT | NOTES |
|----------------------------|--------|-----------------|-------|-------|------|-------|
| Address Valid to ALE Low   | TAAS   | 1 Тср-∆         | -     | -     | nS   | 4     |
| Address Hold from ALE Low  | Таан   | 1 Tcp-Δ         | -     | -     | nS   | 1, 4  |
| ALE Low to PSEN Low        | TAPL   | 1 Тср-Δ         | -     | -     | nS   | 4     |
| PSEN Low to Data Valid     | Tpda   | -               | -     | 2 Тср | nS   | 2     |
| Data Hold after PSEN High  | TPDH   | 0               | -     | 1 TCP | nS   | 3     |
| Data Float after PSEN High | TPDZ   | 0               | -     | 1 TCP | nS   |       |
| ALE Pulse Width            | TALW   | 2 Tcp- $\Delta$ | 2 TCP | -     | nS   | 4     |
| PSEN Pulse Width           | Tpsw   | З Тср- $\Delta$ | 3 Тср | -     | nS   | 4     |

#### **Data Read Cycle**

| PSEN Pulse Width   |     | TPSW   | 3 Tcp- $\Delta$ | 3 Тср | -               | nS   | 4     |  |
|--|-----|--------|-----------------|-------|-----------------|------|-------|--|
| Notes:<br>1. P0.0–P0.7, P2.0–P2.7 remain stable throughout entire memory cycle.<br>2. Memory access time is 3 Tcp.   |     |        |                 |       |                 |      |       |  |
| <ol> <li>P0.0-P0.7, P2.0-P2.7 remain stable throughout entire memory cycle.</li> <li>Memory access time is 3 TcP.</li> <li>Data have been latched internally prior to PSEN going high.</li> <li>"Δ" (due to buffer driving delay and wire loading) is 20 nS.</li> <li>Data Read Cycle</li> </ol> |     |        |                 |       |                 |      |       |  |
| PARAMETER  | 2   | SYMBOL | MIN.            | TYP.  | MAX.            | UNIT | NOTES |  |
| ALE Low to RD Low  |     | TDAR   | 3 Tcp-Δ         | -     | З Тср+ $\Delta$ | nS   | 1, 2  |  |
| RD Low to Data Valid   |     | TDDA   | -               | -     | 4 TCP           | nS   | 1     |  |
| Data Hold from RD Hi   | gh  | TDDH   | 0               | -     | 2 TCP           | nS   |       |  |
| Data Float from RD H   | igh | Tddz   | 0               | -     | 2 TCP           | nS   |       |  |
| RD Pulse Width   |     | Tdrd   | 6 Тср- $\Delta$ | 6 Тср | -               | nS   | 2     |  |

Notes:

1. Data memory access time is 8 TCP.

2. " $\Delta$ " (due to buffer driving delay and wire loading) is 20 nS.



#### **Data Write Cycle**

| ITEM                   | SYMBOL | MIN.            | TYP.  | MAX.            | UNIT |
|------------------------|--------|-----------------|-------|-----------------|------|
| ALE Low to WR Low      | TDAW   | З Тср- $\Delta$ | -     | 3 TCP+ $\Delta$ | nS   |
| Data Valid to WR Low   | TDAD   | 1 TCP- $\Delta$ | -     | -               | nS   |
| Data Hold from WR High | Towd   | 1 TCP- $\Delta$ | -     | -               | nS   |
| WR Pulse Width         | Tdwr   | 6 Тср- $\Delta$ | 6 Тср | -               | nS   |

Note: " $\Delta$ " (due to buffer driving delay and wire loading) is 20 nS.


#### **Port Access Cycle**

| PARAMETER                    | SYMBOL | MIN.  | TYP. | MAX. | UNIT |
|------------------------------|--------|-------|------|------|------|
| Port Input Setup to ALE Low  | TPDS   | 1 TCP | -    |      | nS   |
| Port Input Hold from ALE Low | Tpdh   | 0     |      | 1.15 | nS   |
| Port Output to ALE           | Tpda   | 1 TCP | N. S |      | nS   |

Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference.

#### **TIMING WAVEFORMS**

#### **Program Fetch Cycle**





### **Data Read Cycle** | S4 | S5 | S6 | S1 | S2 | S3 | S4 | S5 | S6 | S1 | S2 | S3 | XTAL1 ALE PSEN PORT 2 A8-A15 DATA A0-A7 PORT 0 TDAR T<sub>DDA</sub> 3 3 12 30 × 10-COM.CN - T<sub>DDH</sub>, T<sub>DDZ</sub> RD T<sub>DRD</sub> **Data Write Cycle** | S4 | S5 | S6 | S1 | S2 | S3 | S4 | S5 | S6 | S1 | S2 | S3 | XTAL1 ALE PSEN PORT 2 A8-A15 PORT 0 A0-A7 DATA OUT ► T<sub>DWD</sub> T<sub>DAD</sub> WR TDAW $T_{DWR}$




# Port Access Cycle S5 S6 S1 I I XTAL1 ALE $\mathsf{T}_{\mathsf{PDS}}$ T<sub>PDH</sub> $T_{PDA}$ DATA OUT PORT · COM. C INPUT SAMPLE



### **TYPICAL APPLICATION CIRCUIT**

#### Expanded External Program Memory and Crystal



| Figure <i>i</i> | A |
|-----------------|---|
|-----------------|---|

| CRYSTAL | C1  | C2  | R    |
|---------|-----|-----|------|
| 6 MHz   | 47P | 47P | -    |
| 16 MHz  | 30P | 30P | -    |
| 24 MHz  | 15P | 10P | -    |
| 32 MHz  | 10P | 10P | 6.8K |
| 40 MHz  | 5P  | 5P  | 4.7K |


Above table shows the reference values for crystal applications.

Note1: C1, C2, R components refer to Figure A

Note2: Crystal layout must get close to XTAL1 and XTAL2 pins on user's application board.




#### Expanded External Data Memory and Oscillator





### PACKAGE DIMENSIONS

44-pin PLCC





#### **Application Note: In-system Programming Software Examples**

This application note illustrates the in-system programmability of the Winbond W78E62B MTP-ROM microcontroller. In this example, microcontroller will boot from 64KB APROM bank and waiting for a key to enter in-system programming mode for re-programming the contents of 64KB APROM. While entering in-system programming mode, microcontroller excutes the loader program in 4KB LDROM bank. The loader program erases the 64KB APROM then reads the new code data from external SRAM buffer (or through other interfaces) to update the 64KB APROM.

#### EXAMPLE 1:

\* Example of 64K APROM program: Program will scan the P1.0. if P1.0 = 0, enters in-system

\* programming mode for updating thecontents of APROM code else excutes the current ROM code.



MOV A,P1 ;SCAN P1.0 ANL A,#01H CJNE A,#01H,PROGRAM\_64K ;IF P1.0=0, ENTER IN-SYSTEM PROGRAMMING MODE JMP NORMAL\_MODE





\* 4KB LDROM MAIN PROGRAM

\*\*\*\*\*

ORG 100H

MAIN\_4K:

MOV CHPENR,#87H MOV CHPENR,#59H MOV A,CHPCON ANL A,#80H CJNE A,#80H,UPDATE\_64K

MOV CHPCON,#03H MOV CHPENR,#00H

MOV TCON,#00H MOV TMOD,#01H MOV IP,#00H MOV IE,#82H MOV R6,#FEH MOV R6,#FEH MOV TL0,R6 MOV TL0,R6 MOV TH0,R7 MOV TCON,#10H MOV PCON,#01H

UPDATE\_64K:

MOV CHPENR,#00H MOV TCON,#00H MOV IP,#00H MOV IE,#82H MOV TMOD,#01H MOV R6,#3CH ;DISABLE CHPCON WRITE-ATTRIBUTE ;TCON = 00H ,TR = 0 TIM0 STOP ;IP = 00H ;IE = 82H,TIMER0 INTERRUPT ENABLED ;TMOD = 01H ,MODE1 ;SET WAKE-UP TIME FOR ERASE OPERATION, ABOUT 15ms. DEPENDING

;CHPENR = 87H, CHPCON WRITE ENABLE.

;CHPENR = 59H, CHPCON WRITE ENABLE.

DISABLE CHPCON WRITE ATTRIBUTE

;TMOD = 01H ,SET TIMER0 A 16BIT TIMER

;IE = 82H, TIMER0 INTERRUPT ENABLED

;TCON = 00H ,TR = 0 TIMER0 STOP

;CHPCON = 03H, ENABLE IN-SYSTEM PROGRAMMING.

- 33

3m.E

:CHECK F04KBOOT MODE ?

TCON = 10H,TR0 = 1,GC

;ENTER IDLE MODE

;IP = 00H

;ON USER'S SYSTEM CLOCK RATE.

MOV R7,#B0H MOV TL0,R6 MOV TH0,R7

ERASE\_P\_4K:

| MOV SFRCN,#22H | ;SFRCN(C7H) = 22H ERASE 64K            |
|----------------|--|
| MOV TCON,#10H  | ;TCON = 10H,TR0 = 1,GO                 |
| MOV PCON,#01H  | ;ENTER IDLE MODE( FOR ERASE OPERATION) |







PROG\_D\_64K: MOV SFRAL,R2 ;SFRAL(C4H)= LOW BYTE ADDRESS MOVX A,@DPTR READ DATA FROM EXTERNAL SRAM BUFFER MOV SFRFD,A ;SFRFD(C6H) = DATA IN MOV TCON,#10H TCON = 10H, TR0 = 1,GO MOV PCON,#01H ;ENTER IDLE MODE( PRORGAMMING) INC DPTR INC R2 CJNE R2,#0H,PROG\_D\_64K INC R1 MOV SFRAH, R1 CJNE R1,#0H,PROG\_D\_64K \*\*\*\*\* \* VERIFY 64KB APROM BANK MOV R4,#03H ;ERROR COUNTER ERROR COUNTER SET TIMER FOR READ VERIFY, ABOUT 1.5us. The start address of sample code Target low byte address Target high byte address MOV R6,#FBH MOV R7,#FFH MOV TL0,R6 MOV TH0,R7 MOV DPTR,#0H MOV R2,#0H MOV R1,#0H SFRAH, Target high address MOV SFRAH, R1 MOV SFRCN,#00H ;SFRCN = 00 (Read ROM CODE) READ\_VERIFY\_64K: ;SFRAL(C4H) = LOW ADDRESS MOV SFRAL,R2 MOV TCON,#10H ;TCON = 10H,TR0 = 1,GO MOV PCON,#01H INC R2 MOVX A,@DPTR INC DPTR CJNE A, SFRFD, ERROR\_64K CJNE R2,#0H,READ\_VERIFY\_64K INC R1 MOV SFRAH, R1 CJNE R1,#0H,READ\_VERIFY\_64K \* PROGRAMMING COMPLETLY, SOFTWARE RESET CPU \*\*\*\*\* MOV CHPENR,#87H ;CHPENR = 87H MOV CHPENR,#59H ;CHPENR = 59H MOV CHPCON,#83H ;CHPCON = 83H, SOFTWARE RESET. ERROR 64K: DJNZ R4,UPDATE\_64K ;IF ERROR OCCURS, REPEAT 3 TIMES. IN-SYSTEM PROGRAMMING FAIL, USER'S PROCESS TO DEAL WITH IT.







Headquarters No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5792766 http://www.winbond.com.tw/\_\_\_\_\_ Voice & Fax-on-demand: 886-2-27197006

Taipei Office 11F, No. 115, Sec. 3, Min-Sheng East Rd., Taipei, Taiwan TEL: 886-2-27190505 FAX: 886-2-27197502

Winbond Electronics (H.K.) Ltd. Winbond Electronics North America Corp. Rm. 803, World Trade Square, Tower II, 123 Hoi Bun Rd., Kwun Tong, Winbond Memory Lab. Winbond Microelectronics Corp. Winbond Systems Lab. 2727 N. First Street, San Jose, CA 95134. U.S.A. TEL: 408-9436666 FAX: 408-5441798

Note: All data and specifications are subject to change without notice.

Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064