

# 128K x 8 Static RAM

#### **Features**

- Voltage Range
  - -4.5V-5.5V
- · Low active power
  - Typical active current: 6 mA @ f = f<sub>max</sub> (70 ns speed)
- · Low standby current
- · Automatic power-down when deselected
- · TTL-compatible inputs and outputs
- Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub>, and OE features
- · CMOS for optimum speed/power

#### **Functional Description**

The WCMA1008C1X is a high-performance CMOS static RAM organized as 128K words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE<sub>1</sub>), an active HIGH Chip Enable (CE<sub>2</sub>), an active LOW Output Enable


 $(\overline{\text{OE}}),$  and three-state drivers. This device has an automatic power-down feature that reduces power consumption by more than 75% when deselected.

Writing to the device is accomplished by taking Chip Enable 1 ( $\overline{\text{CE}}_1$ ) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW and Chip Enable 2 ( $\overline{\text{CE}}_2$ ) input HIGH. Data on the eight I/O pins (I/O $_0$  through I/O $_7$ ) is then written into the location specified on the address pins (A $_0$  through A $_1$ 6).

Reading from the device is accomplished by taking Chip Enable 1 ( $\overline{\text{CE}_1}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing Write Enable (WE) and Chip Enable 2 ( $\overline{\text{CE}_2}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{\text{CE}}_1$  HIGH or CE $_2$  LOW), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}_1$  LOW,  $\overline{\text{CE}}_2$  HIGH, and  $\overline{\text{WE}}$  LOW)

The WCMA1008C1X is available in a standard 32-pin 450-mil-wide body width SOIC and 32-pin TSOP type I.





### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied......–55°C to +125°C Supply Voltage on  $V_{CC}$  to Relative GND ...... –0.5V to +7.0V

DC Voltage Applied to Outputs in High Z State  $^{[1]}$  .....-0.5V to V<sub>CC</sub> +0.5V DC Input Voltage<sup>[1]</sup>.....-0.5V to  $V_{CC}$  +0.5V Current into Outputs (LOW) ......20 mA Static Discharge Voltage......2001V (per MIL-STD-883, Method 3015)

Latch-Up Current .....>200 mA

#### **Product Portfolio**

						3 15	Power Di	ssipation	
					- The	Operat	ing, Icc	Standb	y (I <sub>SB2</sub> )
		V <sub>CC</sub> Range	•		- 次节	( <b>f</b> =1	max		
Product	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Speed	Temp.	<b>Typ.</b> <sup>[2]</sup>	Max.	<b>Typ.</b> <sup>[2]</sup>	Max.
WCMA1008C1X	4.5 V	5.0V	5.5V	70 ns	Ind'I	6 mA	15 mA	4 μA	20 μΑ
VCWATOOCTA	4.5 V	3.0 V	3.5 V	55 ns	Thu P	7.5 mA	20 mA	4 μΛ	20 μΑ

### **Operating Range**

Range	3	Ambient Temperature	V <sub>CC</sub>
Industrial		–40°C to +85°C	4.5V-5.5V

- 1.  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns.
- 2. Typical values are measured at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, and are included for reference only and are not tested or guaranteed.




### **Electrical Characteristics** Over the Operating Range

Param-				WCN	IA1008C1	X-55	WCMA1008C1X-70			
eter	Description	Test Co	Test Conditions		<b>Typ.</b> <sup>[2]</sup>	Max.	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{C}$	<sub>oH</sub> = – 1 mA	2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{C}$	<sub>oL</sub> = 2.1 mA			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2		V <sub>CC</sub> +0.3	2.2		V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Input LOW Voltage			-0.3		0.8	-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$		-1		+1	-1		+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_1 \le V_0$ abled	<sub>CC</sub> , Output Dis-	-1		+1	-1		+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	f=f <sub>MAX</sub> =1/t <sub>RC</sub>	I <sub>OUT</sub> =0 mA V <sub>CC</sub> = Max.,		7.5	20		6	15	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs		$_{I} \ge V_{IH}, CE_2 < V_{IH}$ $_{N} \le V_{IL}, f = f_{MAX}$		0.1	2		0.1	1	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	$\begin{array}{c} \text{Max. V}_{\text{CC}}, \overline{\text{CE}} \\ \text{0.3V,CE}_2 < & \text{0.3} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - & \text{0} \\ \text{0.3V, f} = & \text{0} \end{array}$	3	逐为	2.5	15			15	μА

## Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	9	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	9	pF

## **AC Test Loads and Waveforms**



#### Note:

3. Tested initially and after any design or process changes that may affect these parameters.



# Switching Characteristics<sup>[4]</sup> Over the Operating Range

			55	7	70		
Parameter	Description	Min.	Max.	Min.	Max.	Unit	
READ CYCLE				<b>.</b>	•	•	
t <sub>RC</sub>	Read Cycle Time	55		70		ns	
t <sub>AA</sub>	Address to Data Valid		55		70	ns	
t <sub>OHA</sub>	Data Hold from Address Change	5		5		ns	
t <sub>ACE</sub>	CE <sub>1</sub> LOW to Data Valid, CE <sub>2</sub> HIGH to Data Valid		55		70	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		20		35	ns	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[5]</sup>	0		0		ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5, 6]</sup>		20		25	ns	
t <sub>LZCE</sub>	CE <sub>1</sub> LOW to Low Z, CE <sub>2</sub> HIGH to Low Z <sup>[5]</sup>			5		ns	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH to High Z, CE <sub>2</sub> LOW to High Z <sup>[5, 6]</sup>		20	A TO	25	ns	
t <sub>PU</sub>	CE <sub>1</sub> LOW to Power-Up, CE <sub>2</sub> HIGH to Power-Up	0	38 3 Th			ns	
t <sub>PD</sub>	CE <sub>1</sub> HIGH to Power-Down, CE <sub>2</sub> LOW to Power-Down		55		70	ns	
WRITE CYCLE <sup>[7]</sup>							
t <sub>WC</sub>	Write Cycle Time	55		70		ns	
t <sub>SCE</sub>	CE <sub>1</sub> LOW to Write End, CE <sub>2</sub> HIGH to Write End	45		60		ns	
t <sub>AW</sub>	Address Set-Up to Write End	45		60		ns	
t <sub>HA</sub>	Address Hold from Write End	0		0		ns	
$t_{SA}$	Address Set-Up to Write Start	0		0		ns	
t <sub>PWE</sub>	WE Pulse Width	45		50		ns	
t <sub>SD</sub>	Data Set-Up to Write End	25		30		ns	
t <sub>HD</sub>	Data Hold from Write End	0		0		ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[5, 6]</sup>	5		5		ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6]</sup>		20		25	ns	

Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 100-pF load capacitance.


At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZCE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.  $t_{HZCE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured  $\pm$ 500 mV from steady-state voltage. The internal write time of the memory is defined by the overlap of  $\overline{CE}_1$  LOW and  $\overline{CE}_2$  HIGH, and  $\overline{WE}$  LOW.  $\overline{CE}_1$  and  $\overline{WE}$  must be LOW and  $\overline{CE}_2$  HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.



## Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Тур.[2]	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		2.0			V
I <sub>CCDR</sub>	Data Retention Current	$\begin{array}{l} \frac{V_{CC} = V_{DR} = 3.0V,}{CE_1 \geq V_{CC} - 0.3V,}\\ CE_2 < 0.3V\\ V_{IN} \geq V_{CC} - 0.3V \text{ or,}\\ V_{IN} \leq 0.3V \end{array}$		1.5	20	μА
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[8]</sup>	Operation Recovery Time		70			ns


### **Data Retention Waveform**






# **Switching Waveforms**

## Read Cycle No.1<sup>[9, 10]</sup>



# Read Cycle No. 2 (OE Controlled)[10, 11]




- Full Device operatin requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>cc(min)</sub> ≥ 100 μs.
   Device is continuously selected. OE, CE<sub>1</sub> = V<sub>IL</sub>, CE<sub>2</sub> = V<sub>IH</sub>
   WE is HIGH for read cycle.
   Address valid prior to or coincident with CE<sub>1</sub> transition LOW and CE<sub>2</sub> transition HIGH.




# Switching Waveforms (continued)

# Write Cycle No. 1 (WE Controlled)<sup>[7. 12, 13]</sup>



# Write Cycle No. 2 (CE<sub>1</sub> or CE<sub>2</sub> Controlled)<sup>[7, 12, 13]</sup>



- 12. If  $\overline{CE}_1$  goes HIGH and  $\overline{CE}_2$  LOW simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.


  13. Data I/O is high-impedance if  $\overline{OE} = V_{IH}$ .

  14. During this period the I/Os are in the output state and input signals should not be applied.



# Switching Waveforms (continued)

# Write Cycle No.3 (WE Controlled, OE LOW)[12]



## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	1/00-1/07	Mode	Power
Н	Х	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
X	L	Χ	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Н	Χ	4	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )




# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	WCMA1008C1X-GF70	G32	32-Lead (450-Mil) Molded SOIC	
70	WCMA1008C1X-TF70	T32	32-Lead TSOP	Industrial
55	WCMA1008C1X-GF55	G32	32-Lead (450-Mil) Molded SOIC	industrial
33	WCMA1008C1X-TF55	T32	32-Lead TSOP	

## **Package Diagrams**


## 32-Lead (450 MIL) Molded SOIC, G32





# Package Diagrams (continued)

## 32-Lead Thin Small Outline Package T32





Document Title: WCMA1008C1X, 128K x 8 Static RAM							
REV.	Spec #	ECN#	Issue Date	Orig. of Change	Description of Change		
**	38-14022	115241	4/24/2002	MGN	New Datasheet		

