

8-BIT MTP MICROCONTROLLER

GENERAL DESCRIPTION

The W78LE51 is an 8-bit microcontroller which can accommodate a wide supply voltage range with low power consumption. The instruction set for the W78LE51 is fully compatible with the standard 8051. The W78LE51 contains an 4K bytes MTP ROM (Multiple-Time Programmable ROM); a 128 bytes RAM; four 8-bit bi-directional and bit-addressable I/O ports; an additional 4-bit I/O port P4; two 16-bit timer/counters; a hardware watchdog timer and a serial port. These peripherals are supported by seven sources two-level interrupt capability. To facilitate programming and verification, the MTP-ROM inside the W78LE51 allows the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security.

The W78LE51 microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for ar osc ad in any s continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.

- 1 -


FEATURES

- Fully static design 8-bit CMOS microcontroller
- Wide supply voltage of 2.4V to 5.5V
- 128 bytes of on-chip scratchpad RAM
- 4 KB electrically erasable/programmable MTP-ROM
- 64 KB program memory address space
- 64 KB data memory address space
- Four 8-bit bi-directional ports
- One extra 4-bit bit-addressable I/O port, additional INT2 / INT3 (available on 44-pin PLCC/QFP package)
- Two 16-bit timer/counters
- One full duplex serial port(UART)
- Watchdog Timer
- · seven sources, two-level interrupt capability
- · EMI reduction mode
- Built-in power management
- Code protection mechanism
- Packages:

- DIP 40: W78LE51-24 - PLCC 44: W78LE51P-24 – PQFP 44: W78LE51F-24



PIN CONFIGURATIONS






PIN DESCRIPTION

SYMBOL	DESCRIPTIONS
ĒĀ	EXTERNAL ACCESS ENABLE : This pin forces the processor to execute out of external ROM. It should be kept high to access internal ROM. The ROM address and
	data will not be presented on the bus if EA pin is high and the program counter is within on-chip ROM area.
PSEN	PROGRAM STORE ENABLE: PSEN enables the external ROM data onto the Port 0 address/ data bus during fetch and MOVC operations. When internal ROM access is performed, no PSEN strobe signal outputs from this pin.
ALE	ADDRESS LATCH ENABLE : ALE is used to enable the address latch that separates the address from the data on Port 0.
RST	RESET : A high on this pin for two machine cycles while the oscillator is running resets the device.
XTAL1	CRYSTAL1 : This is the crystal oscillator input. This pin may be driven by an external clock.
XTAL2	CRYSTAL2: This is the crystal oscillator output. It is the inversion of XTAL1.
Vss	GROUND: Ground potential
VDD	POWER SUPPLY: Supply voltage for operation.
P0.0-P0.7	PORT 0 : Port 0 is a bi-directional I/O port which also provides a multiplexed low order address/data bus during accesses to external memory. The pins of Port 0 can be individually configured to open-drain or standard port with internal pull-ups.
P1.0-P1.7	PORT 1: Port 1 is a bi-directional I/O port with internal pull-ups. The bits have alternate functions which are described below: T2(P1.0): Timer/Counter 2 external count input
	T2EX(P1.1): Timer/Counter 2 Reload/Capture control
P2.0-P2.7	PORT 2 : Port 2 is a bi-directional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.
P3.0-P3.7	PORT 3: Port 3 is a bi-directional I/O port with internal pull-ups. All bits have alternate functions, which are described below: RXD(P3.0): Serial Port receiver input TXD(P3.1): Serial Port transmitter output
	INT0 (P3.2): External Interrupt 0 INT1 (P3.3): External Interrupt 1 T0(P3.4): Timer 0 External Input T1(P3.5): Timer 1 External Input
	WR (P3.6) :External Data Memory Write Strobe
	RD (P3.7) : External Data Memory Read Strobe
P4.0-P4.3	PORT 4: Another bit-addressable bidirectional I/O port P4. P4.3 and P4.2 are alternative function pins. It can be used as general I/O port or external interrupt input sources (INT2 /INT3).

- 3 -



BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

The W78LE51 architecture consists of a core controller surrounded by various registers, five general purpose I/O ports, 128 bytes of RAM, two timer/counters, and a serial port. The processor supports 111 different opcodes and references both a 64K program address space and a 64K data storage space.

New Defined Peripheral

In order to be more suitable for I/O, an extra 4-bit bit-addressable port P4 and two external interrupt INT2, INT3 has been added to either the PLCC or QFP 44 pin package. And description follows:

1. INT2 / INT3

Two additional external interrupts, $\overline{\text{INT2}}$ and $\overline{\text{INT3}}$, whose functions are similar to those of external interrupt 0 and 1 in the standard 80C52. The functions/status of these interrupts are determined/shown by the bits in the XICON (External Interrupt Control) register. The XICON register is bit-



addressable but is not a standard register in the standard 80C52. Its address is at 0C0H. To set/clear bits in the XICON register, one can use the "SETB (/CLR) bit" instruction. For example, "SETB 0C2H" sets the EX2 bit of XICON.

XICON - external interrupt control (C0H)

PX	3 EX3	IE3	IT3	PX2	EX2	IE2	IT2

PX3: External interrupt 3 priority high if set

EX3: External interrupt 3 enable if set

IE3: If IT3 = 1, IE3 is set/cleared automatically by hardware when interrupt is detected/serviced

IT3: External interrupt 3 is falling-edge/low-level triggered when this bit is set/cleared by software

PX2: External interrupt 2 priority high if set

EX2: External interrupt 2 enable if set

IE2: If IT2 = 1, IE2 is set/cleared automatically by hardware when interrupt is detected/serviced

IT2: External interrupt 2 is falling-edge/low-level triggered when this bit is set/cleared by software

Eight-source interrupt informations:

INTERRUPT SOURCE	VECTOR ADDRESS	POLLING SEQUENCE WITHIN PRIORITY LEVEL	ENABLE REQUIRED SETTINGS	INTERRUPT TYPE EDGE/LEVEL	
External Interrupt 0	03H	0 (highest)	IE.0	TCON.0	
Timer/Counter 0	0BH	1	IE.1	-	
External Interrupt 1	13H	2	IE.2	TCON.2	
Timer/Counter 1	1BH	3	IE.3	-	
Serial Port	23H	4	IE.4	-	
External Interrupt 2 33H		5	XICON.2	XICON.0	
External Interrupt 3	3BH	6 (lowest)	XICON.6	XICON.3	

2. PORT4

Another bit-addressable port P4 is also available and only 4 bits (P4<3:0>) can be used. This port address is located at 0D8H with the same function as that of port P1, except the P4.3 and P4.2 are alternative function pins. It can be used as general I/O pins or external interrupt input sources ($\overline{\text{INT2}}$, $\overline{\text{INT3}}$).

Example:

P4 REG 0D8H

MOV P4, #0AH ; Output data "A" through P4.0–P4.3. MOV A, P4 ; Read P4 status to Accumulator.

SETB P4.0 ; Set bit P4.0 CLR P4.1 ; Clear bit P4.1

3. Reduce EMI Emission

Because of on-chip MTP-ROM, when a program is running in internal ROM space, the ALE will be unused. The transition of ALE will cause noise, so it can be turned off to reduce the EMI emission if it

- 5 -



is useless. Turning off the ALE signal transition only requires setting the bit 0 of the AUXR SFR. which is located at 08Eh. When ALE is turned off, it will be reactivated when the program accesses external ROM/RAM data or jumps to execute an external ROM code. The ALE signal will turn off again after it has been completely accessed or the program returns to internal ROM code space. The AO bit in the AUXR register, when set, disables the ALE output. In order to reduce EMI emission from oscillation circuitry, W78LE51 allows user to diminish the gain of on-chip oscillator amplifiers by using programmer to clear the B7 bit of security register. Once B7 is set to 0, a half of gain will be decreased. Care must be taken if user attempts to diminish the gain of oscillator amplifier, reducing a half of gain may effect to external crystal operating improperly at high frequency above 24 MHz. The value of R and C1,C2 may need some adjustment while running at lower gain.

***AUXR - Auxiliary register (8EH)

4. Power-off Flag

***PCON - Power control (87H)

AO: Turn o	ff ALE outpu	ut.				- P-	
4. Power-off Flag ***PCON - Power control (87H)			表表表。cn				
-	-	-	POF	GF1	GF0	PD	IDL

POF: Power off flag. Bit is set by hardware when power on reset. It can be cleared by software to determine chip reset is a warm boot or cold boot.

GF1, GF0: These two bits are general-purpose flag bits for the user. PD: Power down mode bit. Set it to enter power down mode.

IDL: Idle mode bit. Set it to enter idle mode.

The power-off flag is located at PCON.4. This bit is set when VDD has been applied to the part. It can be used to determine if a reset is a warm boot or a cold boot if it is subsequently reset by software.

Watchdog Timer

The Watchdog timer is a free-running timer which can be programmed by the user to serve as a system monitor, a time-base generator or an event timer. It is basically a set of dividers that divide the system clock. The divider output is selectable and determines the time-out interval. When the time-out occurs a system reset can also be caused if it is enabled. The main use of the Watchdog timer is as a system monitor. This is important in real-time control applications. In case of power glitches or electro-magnetic interference, the processor may begin to execute errant code. If this is left unchecked the entire system may crash. The watchdog time-out selection will result in different time-out values depending on the clock speed. The Watchdog timer will de disabled on reset. In general, software should restart the Watchdog timer to put it into a known state. The control bits that support the Watchdog timer are discussed below.

Watchdog Timer Control Register

Bit: 6 5 4 3 2 1 0 FNW **CLRW** WIDL PS₂ PS₁ PS₀

Mnemonic: WDTC Address: 8FH

ENW: Enable watch-dog if set.



CLRW: Clear watch-dog timer and prescaler if set. This flag will be cleared automatically


WIDL: If this bit is set, watch-dog is enabled under IDLE mode. If cleared, watch-dog is disabled under IDLE mode. Default is cleared.

PS2, PS1, PS0: Watch-dog prescaler timer select. Prescaler is selected when set PS2–0 as follows:

PS2	PS1	PS0	PRESCALER SELECT
0	0	0	2
0	1	0	4
0	0	1	8
0	1	1	16
1	0	0	32
1	0	1	64
1	1	0	128
1	1	1	256

The time-out period is obtained using the following equation:
$$\frac{1}{OSC} \times 2^{14} \times PRESCALER \times 1000 \times 12 \text{ mS}$$

Before Watchdog time-out occurs, the program must clear the 14-bit timer by writing 1 to WDTC.6 (CLRW). After 1 is written to this bit, the 14-bit timer, prescaler and this bit will be reset on the next instruction cycle. The Watchdog timer is cleared on reset.



Typical Watch-Dog time-out period when OSC = 20 MHz

PS2	PS1	PS0	WATCHDOG TIME-OUT PERIOD
0	0	0	19.66 mS
0	1	0	39.32 mS
0	0	1	78.64 mS
0	1	1	157.28 mS



Continued

PS2	PS1	PS0	WATCHDOG TIME-OUT PERIOD
1	0	0	314.57mS
1	0	1	629.14 mS
1	1	0	1.25 S
1	1	1	2.50 S

Clock

The W78LE51 is designed to be used with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used. This makes the W78LE51 relatively insensitive to duty cycle variations in the clock. The W78LE51 incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground. An external clock source should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator.

Power Management

Idle Mode

The idle mode is entered by setting the IDL bit in the PCON register. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.

Power-down Model

When the PD bit of the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks are stopped, including the oscillator. The only way to exit power-down mode is by a reset.

Reset

The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running. An internal trigger circuit in the reset line is used to deglitch the reset line when the W78LE51 is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line.

During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.

ON-CHIP MTP ROM CHARACTERISTICS

The W78LE51 has several modes to program the on-chip MTP-ROM. All these operations are configured by the pins RST, ALE, \overline{PSEN} , A9CTRL(P3.0), A13CTRL(P3.1), A14CTRL(P3.2), OECTRL(P3.3), \overline{CE} (P3.6), \overline{OE} (P3.7), A0(P1.0) and VPP(\overline{EA}). Moreover, the A15–A0(P2.7–P2.0, P1.7–P1.0) and the D7–D0(P0.7–P0.0) serve as the address and data bus respectively for these operations.

Read Operation

This operation is supported for customer to read their code and the Security bits. The data will not be valid if the Lock bit is programmed to low.



Output Disable Condition

When the \overline{OE} is set to high, no data output appears on the D7..D0.

Program Operation

This operation is used to program the data to MTP ROM and the security bits. Program operation is done when the Vpp is reach to Vcp (12.5V) level, \overline{CE} set to low, and \overline{OE} set to high.

Program Verify Operation

All the programming data must be checked after program operations. This operation should be performed after each byte is programmed; it will ensure a substantial program margin.

Erase Operation

An erase operation is the only way to change data from 0 to 1. This operation will erase all the MTP ROM cells and the security bits from 0 to 1. This erase operation is done when the Vpp is reach to Vep level, \overline{CE} set to low, and \overline{OE} set to high.

Erase Verify Operation

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to 1 or not. The erase verify operation automatically ensures a substantial erase margin. This operation will be done after the erase operation if Vpp = Vep(14.5V), \overline{CE} is high and \overline{OE} is low.

Program/Erase Inhibit Operation

This operation allows parallel erasing or programming of multiple chips with different data. When $P3.6(\overline{CE}) = VIH$, $P3.7(\overline{OE}) = VIH$, erasing or programming of non-targeted chips is inhibited. So, except for the P3.6 and P3.7 pins, the individual chips may have common inputs.

Company/Device ID Read Operation

This operation is supported for MTP ROM programmer to get the company ID or device ID on the W78LE51.

OPERATIONS	P3.0	P3.1	P3.2	P3.3	P3.6	P3.7	ĒĀ	P2,P1	P0	NOTE
	(A9	(A13	(A14	(OE	(CE)	(OE)	(VPP)	(A15A0)	(D7D0)	
	CTRL)	CTRL)	CTRL)	CTRL)						
Read	0	0	0	0	0	0	1	Address	Data Out	
Output Disable	0	0	0	0	0	1	1	Х	Hi-Z	
Program	0	0	0	0	0	1	VCP	Address	Data In	
Program Verify	0	0	0	0	1	0	VCP	Address	Data Out	@3
Erase	1	0	0	0	0	1	VEP	A0:0,	Data In	@4
								others: X	0FFH	
Erase Verify	1	0	0	0	1	0	VEP	Address	Data Out	@5



Continued

OPERATIONS	P3.0	P3.1	P3.2	P3.3	P3.6	P3.7	ĒA	P2,P1	P0	NOTE
	(A9	(A13	(A14	(OE	(CE)	(OE)	(VPP)	(A15A0)	(D7D0)	
	CTRL)	CTRL)	CTRL)	CTRL)						
Program/Erase Inhibit	Х	0	0	0	1	1	VCP/ VEP	Х	Х	
Company ID	1	0	0	0	0	0	1	A0 = 0	Data Out	
Device ID	1	0	0	0	0	0	1	A0 = 1	Data Out	

Notes:


- 1. All these operations happen in RST = VIH, ALE = VIL and PSEN = VIH.
- 2. VCP = 12.5V, VEP = 14.5V, VIH = VDD, VIL = VSS.
- 3. The program verify operation follows behind the program operation.
- 4. This erase operation will erase all the on-chip MTP-ROM cells and the Security bits.

 5. The erase verify operation follows behind the erase operation.

 SECURITY BITS

 During at the according MTP-ROM cells and the Security bits.

During the on-chip MTP-ROM operation mode, the MTP-ROM can be programmed and verified repeatedly. Until the code inside the MTP-ROM is confirmed OK, the code can be protected. The protection of MTP ROM and those operations on it are described below. The W78LE51 has several Special Setting Registers, including the Security Register and Company/Device ID Registers, which can not be accessed in normal mode. These registers can only be accessed from the MTP-ROM operation mode. Those bits of the Security Registers can not be changed once they have been programmed from high to low. They can only be reset through erase-all operation. The contents of the Company ID and Device ID registers have been set in factory. Both registers are addressed by the A0 address line during the same specific condition. The Security Register is addressed in the MTP-ROM operation mode by address #0FFFFh.





Lock bit


This bit is used to protect the customer's program code in the W78LE51. It may be set after the programmer finishes the programming and verifies sequence. Once this bit is set to logic 0, both the MTP ROM data and Special Setting Registers can not be accessed again.

MOVC Inhibit

This bit is used to restrict the accessible region of the MOVC instruction. It can prevent the MOVC instruction in external program memory from reading the internal program code. When this bit is set to logic 0, a MOVC instruction in external program memory space will be able to access code only in the external memory, not in the internal memory. A MOVC instruction in internal program memory space will always be able to access the ROM data in both internal and external memory. If this bit is logic 1, there are no restrictions on the MOVC instruction.

Encryption

This bit is used to enable/disable the encryption logic for code protection. Once encryption feature is enabled, the data presented on port 0 will be encoded via encryption logic. Only whole chip erase will reset this bit.



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
DC Power Supply	VDD-VSS	-0.3	+7.0	V
Input Voltage	VIN	Vss -0.3	VDD +0.3	V
Operating Temperature	TA	0	70	°C
Storage Temperature	Тѕт	-55	+150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.



DC CHARACTERISTICS

Vss = 0V, Ta = 25 $^{\circ}$ C, unless otherwise specified.

PARAMETER	PARAMETER SYM. SPECIFICATION		UNIT	TEST CONDITIONS	
		MIN.	MAX.		
Operating Voltage	Vdd	2.4	5.5	V	
Operating Current	IDD	-	20	mA	No load VDD = 5.5V
		1	3	mA	No load VDD = 2.4V
Idle Current	IIDLE	-	6	mA	VDD = 5.5V, Fosc = 20 MHz
		-	1.5	mA	VDD = 2.4V, Fosc = 12 MHz
Power Down Current	IPWDN	-	50	μΑ	VDD = 5.5V, $Fosc = 20 MHz$
		-	20	μΑ	VDD = 2.4V, Fosc = 12 MHz
Input Current	lin1	-50	+10	μΑ	VDD = 5.5V
P1, P2, P3, P4			- 3	32	VIN = 0V or VDD
Input Current	lin2	-10	+300	μΑ	VDD = 5.5V
RST			16	w.	0 < VIN < VDD
Input Leakage Current	ILK	-10	+10	μΑ	VDD = 5.5V
P0, EA					0V < VIN < VDD
Logic 1 to 0 Transition	ITL	-500	-	μΑ	VDD = 5.5V
Current	[*4]				VIN = 2.0V
P1, P2, P3, P4					
Input Low Voltage	VIL1	0	0.8	V	VDD = 4.5V
P0, P1, P2, P3, P4, EA		0	0.5	V	VDD = 2.4V
Input Low Voltage	VIL2	0	0.8	V	VDD = 4.5V
RST[*1]		0	0.3	V	VDD = 2.4V
Input Low Voltage	VIL3	0	0.8	V	VDD = 4.5V
XTAL1 [*3]		0	0.6	V	VDD = 2.4V
Input High Voltage	VIH1	2.4	VDD +0.2	V	VDD = 5.5V
P0, P1, P2, P3, P4, EA		1.4	VDD +0.2	V	VDD = 2.4V
Input High Voltage	VIH2	3.5	VDD +0.2	V	VDD = 5.5V
RST[*1]		1.7	VDD +0.2	V	VDD = 2.4V
Input High Voltage	VIH3	3.5	VDD +0.2	V	VDD = 5.5V
XTAL1 [*3]		1.6	VDD +0.2	V	VDD = 2.4V
Output Low Voltage	VOL1	-	0.45	V	VDD = 4.5V, IOL = +2 mA
P1, P2, P3, P4		-	0.25	V	VDD = 2.4V, IOL = +1 mA
Output Low Voltage	VOL2	-	0.45	V	VDD = 4.5V, IOL = +4 mA
P0, ALE, PSEN [*2]		-	0.25	V	VDD = 2.4V, $IOL = +2 mA$
Sink Current	Isk1	4	12	mA	VDD = 4.5V, Vin = 0.45V
P1, P2, P3, P4		1.8	5.4	mA	VDD = 2.4V, Vin = 0.45V



DC Characteristics, continued

PARAMETER	SYM.	SPECIFICATION		UNIT	TEST CONDITIONS
		MIN.	MAX.		
Sink Current	ISK2	8	16	mA	VDD = 4.5V, $Vin = 0.45V$
P0, ALE, PSEN		4.5	9	mA	VDD = 2.4V, Vin = 0.45V
Output High Voltage	Vo _{H1}	2.4	-	V	$VDD = 4.5V$, $IOH = -100 \mu A$
P1, P2, P3, P4		1.4	-	V	$VDD = 2.4V, IOH = -8 \mu A$
Output High Voltage	VOH2	2.4	-	V	VDD = 4.5 V, IOH = -400μ A
P0, ALE, PSEN [*2]		1.4	-	V	$VDD = 2.4V$, $IOH = -200 \mu A$
Source Current	ISR1	-100	-250	μΑ	VDD = 4.5V, Vin = 2.4V
P1, P2, P3, P4		-20	-50	μΑ	VDD = 2.4V, Vin = 1.4V
Source Current	ISR2	-8	-14	mA	VDD = 4.5V, Vin = 2.4V
P0, ALE, PSEN		-1.9	-3.8	mA	VDD = 2.4V, Vin = 1.4V


Notes:

- *1. RST pin is a Schmitt trigger input.
- *2. P0, ALE and /PSEN are tested in the external access mode.
- *3. XTAL1 is a CMOS input.
- *4. Pins of P1, P2, P3, P4 can source a transition current when they are being externally driven from 1 to 0.

AC CHARACTERISTICS

The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TcP), and actual parts will usually experience less than a ± 20 nS variation. The numbers below represent the performance expected from a 0.6micron CMOS process when using 2 and 4 mA output buffers.

Clock Input Waveform



PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Operating Speed	Fop	0	-	24	MHz	1
Clock Period	Тср	25	-	-	nS	2
Clock High	Тсн	10	-	-	nS	3
Clock Low	TCL	10	-	-	nS	3

Notes:

- 1. The clock may be stopped indefinitely in either state.
- 2. The TCP specification is used as a reference in other specifications.
- 3. There are no duty cycle requirements on the XTAL1 input.



Program Fetch Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES	
Address Valid to ALE Low	TAAS	1 Tcp -Δ	-	-	nS	4	
Address Hold from ALE Low	Таан	1 Tcp -Δ	-	-	nS	1, 4	
ALE Low to PSEN Low	TAPL	1 Tcp -Δ	-	-	nS	4	
PSEN Low to Data Valid	TPDA	-	-	2 Tcp	nS	2	
Data Hold after PSEN High	TPDH	0	-	1 Tcp	nS	3	
Data Float after PSEN High	TPDZ	0	-	1 Tcp	nS		
ALE Pulse Width	Talw	2 Tcp -Δ	2 Tcp	-	nS	4	
PSEN Pulse Width	TPSW	3 Tcp -Δ	3 TCP	-	nS	4	
Notes: 1. P0.0–P0.7, P2.0–P2.7 remain stable throughout entire memory cycle. 2. Memory access time is 3 Tcp. 3. Data have been latched internally prior to PSEN going high. 4. "\Delta" (due to buffer driving delay and wire loading) is 20 nS.							
Data Read Cycle							

Notes:

- 1. P0.0–P0.7, P2.0–P2.7 remain stable throughout entire memory cycle.
- 2. Memory access time is 3 Tcp.
- 3. Data have been latched internally prior to PSEN going high.
- 4. "Δ" (due to buffer driving delay and wire loading) is 20 nS.

Data Read Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
ALE Low to RD Low	TDAR	3 Tcp -Δ	-	3 Tcp +∆	nS	1, 2
RD Low to Data Valid	TDDA	-	-	4 Tcp	nS	1
Data Hold from RD High	TDDH	0	-	2 Tcp	nS	
Data Float from RD High	TDDZ	0	-	2 Tcp	nS	
RD Pulse Width	TDRD	6 Tcp -Δ	6 Тср	-	nS	2

Notes:

- 1. Data memory access time is 8 Tcp.
- 2. " Δ " (due to buffer driving delay and wire loading) is 20 nS.

Data Write Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
ALE Low to WR Low	TDAW	3 Tcp -Δ	-	3 Tcp +∆	nS
Data Valid to WR Low	TDAD	1 Tcp -∆	-	-	nS
Data Hold from WR High	Towo	1 Tcp -Δ	-	-	nS
WR Pulse Width	Towr	6 Tcp -Δ	6 Тср	-	nS

Note: " Δ " (due to buffer driving delay and wire loading) is 20 nS.



Port Access Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Port Input Setup to ALE Low	TPDS	1 Tcp	-	-	nS
Port Input Hold from ALE Low	TPDH	0	-	-	nS
Port Output to ALE	TPDA	1 Tcp	-	-	nS

Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference.


Program Operation

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
VPP Setup Time	Tvps	2.0	-	-	μS
Data Setup Time	TDS	2.0	- 49	-	μS
Data Hold Time	TDH	2.0	4 35 7	-	μS
Address Setup Time	Tas	2.0	-	C	μS
Address Hold Time	Тан	0		_	μS
CE Program Pulse Width for Program Operation	TPWP	290	300	310	μS
OECTRL Setup Time	Tocs	2.0	ı	ı	μS
OECTRL Hold Time	Тосн	2.0	ı	ı	μS
OE Setup Time	Toes	2.0	-	-	μS
OE High to Output Float	TDFP	0	-	130	nS
Data Valid from OE	Toev	-	-	150	nS

Note: Flash data can be accessed only in flash mode. The RST pin must pull in VIH status, the ALE pin must pull in VIH status, and the PSEN pin must pull in VIH status.

TIMING WAVEFORMS


Program Fetch Cycle






Timing Waveforms, continued


Data Read Cycle



Data Write Cycle




Port Access Cycle





Timing Waveforms, continued

Program Operation





TYPICAL APPLICATION CIRCUITS

Expanded External Program Memory and Crystal




Figure A

CRYSTAL	C1	C2	R
16 MHz	30P	30P	-
24 MHz	15P	15P	-
33 MHz	10P	10P	6.8K
40 MHz	5P	5P	4.7K

Above table shows the reference values for crystal applications (full gain).

Note: C1, C2, R components refer to Figure A.



Typical Application Circuits, continued

Expanded External Data Memory and Oscillator





Figure B




PACKAGE DIMENSIONS

40-pin DIP




44-pin PLCC





Package Dimensions, continued

44-pin PQFP





Headquarters

No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5792766

http://www.winbond.com.tw/ Voice & Fax-on-demand: 886-2-27197006

Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd., Taipei, Taiwan TEL: 886-2-27190505

FAX: 886-2-27197502

Winbond Electronics (H.K.) Ltd.

Rm. 803, World Trade Square, Tower II, 123 Hoi Bun Rd., Kwun Tong, Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

- 21 -

Winbond Electronics North America Corp. Winbond Memory Lab. Winbond Microelectronics Corp. Winbond Systems Lab. 2727 N. First Street, San Jose,

CA 95134, U.S.A. TEL: 408-9436666 FAX: 408-5441798

Note: All data and specifications are subject to change without notice.