

# AC '97 and HD Audio SoundMAX Codec

AD1986A

#### **FEATURES**

Supports both AC'97 and HD audio interfaces 6 DAC channels for 5.1 surround S/PDIF output Integrated headphone amplifiers Variable rate audio Double rate audio (F<sub>s</sub> = 96 kHz) Greater than 90 dB dynamic range 20-bit resolution on all DACs 20-bit resolution on all ADCs Line-level mono phone input High quality differential CD input Selectable MIC input with preamp **AUX and line-in stereo inputs External amplifier power down (EAPD) Power management modes** Jack sensing and device identification 48-lead LQFP package

#### **ENHANCED FEATURES**

Integrated parametric speaker equalizer Stereo microphone with up to 30 dB gain boost Integrated PLL for system clocking Variable sample rate: 7 kHz to 96 kHz 7 kHz to 48 kHz in 1 Hz increments 96 kHz for double rate audio Jack sense with autotopology switching Jack presence detection on up to 8 jacks Three software-controlled microphone bias signals Software-enabled outputs for jack sharing Auto-down mix and channel spreading Microphone-to-mono output for speakerphone Stereo microphone pass-through to mixer Built-in microphone/center/LFE/line-in sharing Built-in SURROUND/LINE\_IN sharing Center/LFE swapping supporting all vendor speakers Microphone left/right swapping Reduced support component count General-purpose digital output pin (GPO) LINE\_OUT and HP\_OUT, headphone drive on both

# **TABLE OF CONTENTS**

| Functional Block Diagram                                  | 4  |
|---|--|
| Specifications  | 5  |
| Absolute Maximum Ratings                                  | 9  |
| Environmental Conditions                                  | 9  |
| ESD Caution   | 9  |
| Pin Configuration And Function Description                | 10   |
| AC'97 Registers   | 12   |
| HD Audio Widgets  | 14   |
| AC '97 Register Details                                   | 21   |
| Reset (Register 0x00)                                     | 21   |
| Master Volume (Register 0x02)                             | 21   |
| Headphone Volume (Register 0x04)                          | 22   |
| Mono Volume (Register 0x06)                               | 22   |
| PC Beep (Register 0x0A)                                   | 23   |
| Phone Volume (Register 0x0C)                              | 23   |
| Microphone Volume (Register 0x0E)                         |  |
|   |  |
| Line_In Volume (Register 0x10)                            | 25   |
| Line_In Volume (Register 0x10)  CD Volume (Register 0x12) |  |
|   | 25   |
| CD Volume (Register 0x12)                                 | 25<br>26                                     |
| CD Volume (Register 0x12)                                 | 25<br>26<br>26                               |
| CD Volume (Register 0x12)                                 | 25<br>26<br>26<br>27                         |
| CD Volume (Register 0x12)                                 | 25<br>26<br>26<br>27<br>28                   |
| CD Volume (Register 0x12)                                 | 25<br>26<br>26<br>27<br>28<br>29             |
| CD Volume (Register 0x12)                                 | 25<br>26<br>26<br>27<br>28<br>29             |
| CD Volume (Register 0x12)                                 | 25<br>26<br>27<br>28<br>29<br>29             |
| CD Volume (Register 0x12)                                 | 25<br>26<br>27<br>28<br>29<br>29<br>30<br>31 |

|    | Surround DAC PCM Rate (Register 0x2E)                     | . 34 |
|----|---|------|
|    | C/LFE DAC PCM Rate (Register 0x30)                        | . 34 |
|    | ADC PCM Rate (Register 0x32)                              | . 34 |
|    | C/LFE DAC Volume (Register 0x36)                          | . 35 |
|    | Surround DAC Volume (Register 0x38)                       | . 35 |
|    | SPDIF Control (Register 0x3A)                             | . 36 |
|    | EQ Control Register (Register 0x60)                       | . 37 |
|    | EQ Data Register (Register 0x62)                          | . 38 |
|    | Misc Control Bits 2 (Register 0x70)                       | . 38 |
|    | Jack Sense (Register 0x72)                                | . 39 |
|    | Serial Configuration (Register 0x74)                      | . 41 |
| 4  | Misc Control Bits 1 (Register 0x76)                       | . 43 |
| 1  | Advanced Jack Sense (Register 0x78)                       | . 45 |
|    | Misc Control Bits 3 (Register 0x7A)                       | . 45 |
|    | Vendor ID Registers (Register 0x7C to 0x7E)               | . 47 |
|    | Codec Class/Revision Register (Register 0x60)             | . 47 |
|    | PCI Subsystem Vendor ID Register (Register 0x62, Page 01) | . 48 |
|    | PCI Subsystem Device ID Register (Register 0x64, Page 01) | ) 48 |
|    | Function Select Register (Register 0x66, Page 01)         | . 49 |
|    | Information and I/O Register (Register 0x68, Page 01)     | . 50 |
|    | Sense Register (Register 0x6A, Page 01)                   | . 51 |
| Ja | ack Presence Detection                                    | . 53 |
|    | Audio Jack Styles (NC/NO)                                 | . 53 |
| N  | Aicrophone Selection/Mixing                               | . 54 |
| C  | Outline Dimensions  | . 55 |
|    | Ordering Guide  | . 55 |

# **REVISION HISTORY**

4/05—Revision 0: Initial Version

# **NOTES**

#### REDUCED SUPPORT COMPONENTS


The AD1986A includes many improvements that reduce external support components for particular applications.

- Multiple Microphone Sourcing: The MIC\_1/2, LINE\_IN and C/LFE pins can all be selected as sources for microphone input (boost amplifier).
- Multiple VREF\_OUT Pins: Each microphone-capable pin group (MIC\_1/2, LINE\_IN and C/LFE) has separate, software controllable VREF\_OUT pins, reducing the need for external biasing components.
- Internal Microphone Mixing: Any combination of the MIC\_1/2, LINE\_IN and C/LFE pins can be summed to produce the microphone input. This removes the need for external mixing components in applications that externally mix microphone sources.

- Advanced Jack Presence Detection: Using two codec pins, eight resistors and isolated switch jacks, the AD1986A can detect jack insertion on eight separate jacks.
- Internal Microphone/Line In/C/LFE Sharing: On systems that share the microphone with the C/LFE jack no external components are required. The microphone selector can select the LINE\_IN pins when the microphone and line input devices are swapped.
- Internal Line In/Microphone/Surround Sharing: On systems that share the line in with the surround jack no external components are required.
- **Dual Headphone Amplifiers:** The AD1986A can drive headphones out of the HP\_OUT or LINE\_OUT pins.



# **FUNCTIONAL BLOCK DIAGRAM**



# **SPECIFICATIONS**

Test conditions, unless otherwise noted.

#### Table 1.

| Parameter                          | Тур          | Unit |
|------------------------------------|--------------|------|
| Temperature                        | 25           | °C   |
| Digital Supply (DV <sub>DD</sub> ) | 3.3 ± 10%    | V    |
| Analog Supply (AV <sub>DD</sub> )  | 5.0 ± 10%    | V    |
| Sample Rate (F <sub>s</sub> )      | 48           | kHz  |
| Input Signal                       | 1.0          | kHz  |
| Analog Output Pass Band            | 20 Hz-20 kHz |      |
| $V_{IH}$                           | 2.0          | V    |
| $V_{lL}$                           | 0.8          | V    |
| V <sub>IH</sub>                    | 2.4          | V    |
| $V_{lL}$                           | 0.6          | V    |

**DAC Test Conditions** 

Calibrated

Output -3 dB Relative to Full Scale

 $10~k\Omega$  Output Load: Line (Surround), Mono

32  $\Omega$  Output Load: Headphone 2 k $\Omega$  Output Load: Center, LFE

**ADC** Test Conditions

Calibrated

0 dB PGA Gain

Input –3.0 dB Relative to Full Scale

**Table 2. Analog Input** 

| Input Voltage                                   | Min | Тур   | Max | Unit              |
|---|-----|-------|-----|-------------------|
| MIC_1/2, LINE_IN, CD, AUX, PHONE_IN (No Preamp) |     | 1     |     | Vrms <sup>1</sup> |
| C/LFE and SURROUND (When Used as Inputs)        |     | 2.83  |     | V p-p             |
| MIC_1/2, LINE_IN, C/LFE With 30 dB Preamp       |     | 0.032 |     | Vrms              |
|   |     | 0.089 |     | V p-p             |
| MIC_1/2, LINE_IN, C/LFE With 20 dB Preamp       |     | 0.1   |     | Vrms              |
|   |     | 0.283 |     | V p-p             |
| MIC_1/2, LINE_IN, C/LFE With 10 dB Preamp       |     | 0.316 |     | Vrms              |
|   |     | 0.894 |     | V p-p             |
| Input Impedance <sup>2</sup>                    |     | 20    |     | kΩ                |
| Input Capacitance <sup>2</sup>                  |     | 5     | 7.5 | pF                |

 $<sup>^{\</sup>rm 1}$  RMS values assume sine wave input.

### Table 3. Master Volume

| Parameter   | Min | Тур   | Max | Unit |
|---|-----|-------|-----|------|
| Step Size (LINE_OUT, HP Out, Mono Out, SURROUND, CENTER, LFE) |     | -1.5  |     | dB   |
| Output Attenuation Range (0 dB to -46.5 dB)                   |     | -46.5 |     | dB   |
| Mute Attenuation of 0 dB Fundamental <sup>2</sup>             | -80 |       |     | dB   |

Table 4. Programmable Gain Amplifier—ADC

| Parameter                             | Min | Тур  | Max | Unit |
|---------------------------------------|-----|------|-----|------|
| Step Size                             |     | 1.5  |     | dB   |
| PGA Gain Range Span (0 dB to 22.5 dB) |     | 22.5 |     | dB   |

<sup>&</sup>lt;sup>2</sup> Guaranteed by design, not production tested.

Table 5. Analog Mixer—Input Gain/Amplifiers/Attenuators

| Parameter   | Min | Тур   | Max | Unit |
|---|-----|-------|-----|------|
| Signal-to-Noise Ratio (SNR)   |     |       |     |      |
| CD to LINE_OUT  |     | 90    |     | dB   |
| LINE, AUX, PHONE to LINE_OUT <sup>1</sup>                           |     | 88    |     | dB   |
| MIC_1 or MIC_2 to LINE_OUT <sup>1</sup>                             |     | 80    |     | dB   |
| Step Size: All Mixer Inputs (Except PC Beep)                        |     | -1.5  |     | dB   |
| Step Size: PC Beep  |     | -3.0  |     | dB   |
| Input Gain/Attenuation Range: All Mixer Inputs (+12 dB to -34.5 dB) |     | -46.5 |     | dB   |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design, not production tested.

# Table 6. Digital Decimation and Interpolation Filters<sup>1</sup>

| Parameter                            |       | Min              | Тур               | Max              | Unit |
|--------------------------------------|-------|------------------|-------------------|------------------|------|
| Pass Band                            |       | 0                |                   | $0.4 \times F_S$ | Hz   |
| Pass-Band Ripple                     |       |                  |                   | ±0.09            | dB   |
| Transition Band                      |       | $0.4 \times F_s$ |                   | $0.6 \times F_s$ | Hz   |
| Stop Band                            | JE.   | $0.6 \times F_S$ |                   | ∞                | Hz   |
| Stop-Band Rejection                  | - 44  | -74              |                   |                  | dB   |
| Group Delay                          | 2. 15 |                  | 16/F <sub>s</sub> |                  | S    |
| Group Delay Variation Over Pass Band | 26.22 |                  | 0                 |                  | μs   |

# Table 7. Analog-to-Digital Converters

| Parameter   | Min | Тур  | Max  | Unit |
|---|-----|------|------|------|
| Resolution  |     | 20   |      | Bits |
| Total Harmonic Distortion (THD)   |     | -95  |      | dB   |
| Dynamic Range (–60 dB Input, THD + N Referenced to Full Scale, A-Weighted)    |     | -85  |      | dB   |
| Crosstalk: Line Inputs (Input L, Ground R, Read R; Input R, Ground L, Read L) |     | -80  |      | dB   |
| Crosstalk: LINE_IN to Other Inputs  |     | -100 | -80  | dB   |
| Gain Error (Full-Scale Span Relative to Nominal Input Voltage)                |     | ±10  |      | %    |
| Interchannel Gain Mismatch (Difference of Gain Errors)                        |     |      | ±0.5 | dB   |
| ADC Offset Error  |     |      | ±5   | mV   |

Table 8. Digital-to-Analog Converters

| Parameter   | Min | Тур        | Max  | Unit |
|---|-----|------------|------|------|
| Resolution  |     | 20/24      |      | Bits |
| Total Harmonic Distortion (LINE_OUT Drive)  |     | -92        |      | dB   |
| Total Harmonic Distortion (HP_OUT)  |     | <b>-75</b> |      | dB   |
| Dynamic Range (–60 dB Input, THD + N Referenced to Full-Scale, A-Weighted)            |     | 91         |      | dB   |
| Gain Error (Full-Scale Span Relative to Nominal Input Voltage)                        |     | ±10        |      | %    |
| Interchannel Gain Mismatch (Difference of Gain Errors)                                |     |            | ±0.7 | dB   |
| DAC Crosstalk <sup>1</sup> (Input L, Zero R, Read R_OUT; Input R, Zero L, Read L_OUT) |     |            | -80  | dB   |

 $<sup>^{\</sup>mbox{\tiny 1}}$  Guaranteed by design, not production tested.

**Table 9. Analog Output** 

| Parameter   | Min   | Тур   | Max   | Unit  |
|---|-------|-------|-------|-------|
| FULL-SCALE OUTPUT VOLTAGE: SURROUND, CENTER/LFE, MONO_OUT |       | 1     |       | VRMS  |
|   |       | 2.83  |       | V p-p |
| Output Impedance <sup>1</sup>                             | .0    | 300   |       | Ω     |
| External Load Impedance <sup>1</sup>                      | 10    |       |       | kΩ    |
| Output Capacitance <sup>1</sup>                           | -     | 15    |       | pF    |
| External Load Capacitance                                 |       |       | 1,000 | pF    |
| FULL-SCALE OUTPUT VOLTAGE: HP_OUT, LINE_OUT               |       | 1     |       | VRMS  |
| 135   |       | 2.83  |       | V p-p |
| Output Impedance <sup>1</sup>                             |       |       | 1     | Ω     |
| External Load Impedance <sup>1</sup>                      | 32    |       |       | Ω     |
| Output Capacitance <sup>1</sup>                           |       | 15    |       | pF    |
| External Load Capacitance <sup>1</sup>                    |       |       | 1,000 | pF    |
| VREF_FILT   | 2.050 | 2.250 | 2.450 | V     |
| $VREF\_OUT(MIC, C/LFE, LIN) (xVREF [2:0] = 001)$          |       | 2.250 |       | V     |
| $(xVREF [2:0] = 100, A_{VDD} = 5.0 V)$                    |       | 3.700 |       | V     |
| (xVREF[2:0] = 010)  |       | 0.0   |       | V     |
| Current Drive   |       |       | 5     | mA    |
| Mute Click (Muted Output, Unmuted Midscale DAC Output)    |       | ±5    |       | mV    |

 $<sup>^{\</sup>rm 1}$  Guaranteed by design, not production tested.

Table 10. Static Digital Specifications—AC '97

| Parameter   | Min                   | Тур | Max                   | Unit |
|---|-----------------------|-----|-----------------------|------|
| High Level Input Voltage (V <sub>H</sub> ), Digital Inputs      | $0.65 \times DV_{DD}$ |     |                       | V    |
| Low Level Input Voltage (V <sub>IL</sub> )                      |                       |     | $0.35 \times DV_{DD}$ | V    |
| High Level Output Voltage ( $V_{OH}$ ), $I_{OH} = 2 \text{ mA}$ | $0.90 \times DV_{DD}$ |     |                       | V    |
| Low Level Output Voltage ( $V_{OL}$ ), $I_{OL} = 2 \text{ mA}$  |                       |     | $0.10 \times DV_{DD}$ | V    |
| Input Leakage Current   | -10                   |     | 10                    | μΑ   |
| Output Leakage Current  | -10                   |     | 10                    | μΑ   |
| Input/Output Pin Capacitance                                    |                       |     | 7.5                   | pF   |

Table 11. Power Supply (Quiescent State)

| Parameter  | Min   | Тур  | Max  | Unit |  |
|--|---|------|------|------|--|
| Power Supply Range—Analog (AV <sub>DD</sub> ) ± 10%                      | 4.5   |      | 5.5  | V    |  |
| Power Supply Range—Digital (DV <sub>DD</sub> ) ± 10%                     | 2.97  |      | 3.63 | V    |  |
| Power Dissipation—Analog (AV <sub>DD</sub> )/Digital (DV <sub>DD</sub> ) | wer Dissipation—Analog (AV <sub>DD</sub> )/Digital (DV <sub>DD</sub> )  365/171.6 |      |      |      |  |
| Analog Supply Current—Analog (AVDD)                                      |   | 62.0 |      | mA   |  |
| Digital Supply Current—Digital (DV <sub>DD</sub> )                       |   | 53.2 |      | mA   |  |
| Power Supply Rejection (100 mV p-p Signal @ 1 kHz)                       |   | 40   |      | dB   |  |

Table 12. Power-Down States—AC '97 (Quiescent State)

| Parameter              | Set Bits                              | AV <sub>DD</sub> Typ | DV <sub>DD</sub> Typ | Unit |
|------------------------|---------------------------------------|----------------------|----------------------|------|
| ADC                    | PRO                                   | 53.0                 | 45.7                 | mA   |
| FRONT DAC              | PR1                                   | 53.7                 | 47.7                 | mA   |
| CENTER DAC             | PRI                                   | 62.0                 | 53.2                 | mA   |
| SURROUND DAC           | PRJ                                   | 53.5                 | 47.1                 | mA   |
| LFE DAC                | PRK                                   | 62.0                 | 52.8                 | mA   |
| ADC + ALL DACs         | PR1, PR0, PRI, PRJ, PRK               | 27.0                 | 14.5                 | mA   |
| Mixer                  | PR2                                   | 36.6                 | 53.2                 | mA   |
| ADC + Mixer            | PR2, PR0                              | 27.6                 | 45.7                 | mA   |
| ALL DACs + Mixer       | PR2<br>PR2, PR0<br>PR2, PR1, PRJ, PRK | 12.6                 | 33.0                 | mA   |
| ADC + ALL DACs + Mixer | PR2, PR1, PR0, PRI, PRJ, PRK          | 2.4                  | 14.5                 | mA   |
| Standby                | PR5, PR4, PR3, PR2, PR1(IJK), PR0     | 0.0                  | 0.05                 | mA   |
| Headphone Standby      | PR6                                   | 55.0                 | 53.2                 | mA   |
| LINE_OUT HP Standby    | LOHPEN = 0                            | 62.0                 | 53.2                 | mA   |

| Table 13. Clock Specifications               |     |                    |     |            |
|--|-----|--------------------|-----|------------|
| Parameter                                    | Min | Тур                | Max | Unit       |
| Input Clock Frequency (Reference Clock Mode) |     | 14.31818<br>48.000 |     | MHz<br>MHz |
| Recommended Clock Duty Cycle                 | 40  | 50                 | 60  | %          |

# **ABSOLUTE MAXIMUM RATINGS**

Table 14.

| Power Supply                        | Min  | Max             | Unit |
|-------------------------------------|------|-----------------|------|
| Digital (DV <sub>DD</sub> )         | -0.3 | +3.6            | V    |
| Analog (AV <sub>DD</sub> )          | -0.3 | +6.0            | V    |
| Input Current (Except Supply Pins)  |      | ±10.0           | mA   |
| Analog Input Voltage (Signal Pins)  | -0.3 | $AV_{DD} + 0.3$ | V    |
| Digital Input Voltage (Signal Pins) | -0.3 | $DV_{DD} + 0.3$ | V    |
| Ambient Temperature (Operating)     |      |                 | °C   |
| Commercial                          | 0    | +70             |      |
| Industrial                          | -40  | +85             |      |
| Storage Temperature                 | -65  | +150            | °C   |

Stresses greater than those listed under Absolute Maximum Ratings can cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

### **ENVIRONMENTAL CONDITIONS**

**Ambient Temperature Rating** 

 $T_{AMB} = T_{CASE} - (PD \times \theta_{CA})$ 

 $T_{CASE}$  = case temperature in °C

PD = power dissipation in W

 $\theta_{CA}$  = thermal resistance (case-to-ambient)

 $\theta_{JA}$  = thermal resistance (junction-to-ambient)

 $\theta_{IC}$  = thermal resistance (junction-to-case)

**Table 15. Thermal Resistance** 

| Package | $\Theta_{JA}$ | θ <sub>JC</sub> | $\theta_{CA}$ |  |  |  |
|---------|---------------|-----------------|---------------|--|--|--|
| LQFP    | 48°C/W        | 17°C/W          | 31°C/W        |  |  |  |
| LFCSP   | 47°C/W        | 15°C/W          | 32°C/W        |  |  |  |




#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# PIN CONFIGURATION AND FUNCTION DESCRIPTION



**Table 16. Pin Function Descriptions** 

| Mnemonic  | Pin Number | Input/Ouput | Description   |
|-----------|------------|-------------|---|
| AC '97CK  | 2          |             | External Clock In (14.31818 MHz) for AC '97 Operation. Clock or DVSS must be stable before reset deasserts.  Tied to digital ground for HD audio operation. |
| SDATA_OUT | 5          | 1           | Link Serial Data Output. Input Stream.  |
| BIT_CLK   | 6          | 1/0         | Link Bit Clock, 12.288 MHz Serial Data Clock Output for AC '97, 24 MHz Input for HD Audio.  |
| SDATA_IN  | 8          | I/O         | Link Serial Data Input. Output stream.  |
| SYNC      | 10         | 1           | Link Frame Sync.  |
| RESET     | 11         | 1           | Link Reset, Master Hardware Reset.  |

Table 17. Digital Input/Output

|            | Pin    | Input/ |  |
|------------|--------|--------|--|
| Mnemonic   | Number | Output | Description  |
| S/PDIF_OUT | 48     | 0      | S/PDIF Output.   |
| EAPD       | 47     | 0      | External Amplifier Power-Down Output. In HD audio mode this is part of LINE_OUT widget.      |
| GPO        | 3      | 0      | General-Purpose Output Pin. A digital signal that can be used to control external circuitry. |

### Table 18. Jack Sense

| Mnemonic     | Pin Number | Input/Ouput | Description           |
|--------------|------------|-------------|-----------------------|
| JACK_SENSE_A | 16         | 1           | JackSense 0–3 Input.  |
| JACK_SENSE_B | 17         | 1           | Jack Sense 4–7 Input. |

**Table 19. Analog Input/Output** 

| Table 17. Allalo | Pin    | Input/ |   |
|------------------|--------|--------|---|
| Mnemonic         | Number | Ouput  | Description   |
| PCBEEP           | 12     | I      | Analog PC Beep Input. Routed to all output capable pins when RESET is asserted.                   |
| PHONE_IN         | 13     | 1      | Mono Line Level Input.  |
| AUX_L            | 14     | 1      | Auxiliary Left Channel Input.   |
| AUX_R            | 15     | 1      | Auxiliary Right Channel Input.  |
| CD_L             | 18     | 1      | CD-Audio-Left Channel.  |
| CD_GND           | 19     | 1      | CD-Audio-Analog-Ground-Reference (for Differential CD Input).                                     |
| CD_R             | 20     | 1      | CD-Audio-Right Channel.   |
| MIC_1            | 21     | 1      | Microphone 1 or Line-In-Left Input (See LISEL Bits in Register 0x76).                             |
| MIC_2            | 22     | 1      | Microphone 2 or Line-In-Right Input (See LISEL Bits in Register 0x76).                            |
| LINE_IN_L        | 23     | 1      | Line-In-Left Channel or Microphone 1 Input (See OMS Bits in Register 0x74).                       |
| LINE_IN_R        | 24     | 1      | Line-In-Right Channel or Microphone 2 Input (See OMS Bits in Register 0x74).                      |
| CENTER_OUT       | 31     | I/O    | Center-Channel Output or Microphone 1 Input (See OMS Bits in Register 0x74).                      |
| LFE_OUT          | 32     | I/O    | Low-Frequency-Enhanced Output or Microphone 2 Input (See OMS Bits in Register 0x74).              |
| HEADPHONE_L      | 39     | 0      | Headphone-Out-Left Channel (See HPSEL Bits in Register 0x76).                                     |
| HEADPHONE_R      | 41     | 0      | Headphone-Out-Right Channel (See HPSEL Bits in Register 0x76).                                    |
| LINE_OUT_L       | 43     | 0      | Line-Out (Front)—Left Channel (See LOSEL Bit in Register 0x76) (HP Drive-Capable).                |
| LINE_OUT_R       | 45     | 0      | Line-Out (Front)—Right Channel (See LOSEL Bit in Register 0x76) (HP Drive-Capable).               |
| MONO_OUT         | 37     | 0      | Mono Output to Telephony Subsystem Speakerphone.  |
| SURR_OUT_L       | 35     | I/O    | Surround-Left Channel Output or Line-In-Left Input (See LISEL and SOSEL Bits in Register 0x76).   |
| SURR_OUT_R       | 36     | I/O    | Surround-Right Channel Output or Line-In-Right Input (See LISEL and SOSEL Bits in Register 0x76). |

# Table 20. Filter/Reference

|                  | Pin    | Input/ |  |
|------------------|--------|--------|--|
| Mnemonic         | Number | Ouput  | Description  |
| VREF_FILT        | 27     | 0      | Voltage Reference Filter.  |
| VREF_OUT (MIC)   | 28     | 0      | Programmable Voltage Reference Output (Intended for MIC Bias on the MIC_1/2 Channels). |
| VREF_OUT         | 29     | 0      | Programmable Voltage Reference Output (Intended for MIC Bias on the LINE_IN Channels). |
| (LINE_IN)        |        |        |  |
| VREF_OUT (C/LFE) | 33     | 0      | Programmable Voltage Reference Output (Intended for MIC Bias on the C/LFE Channels).   |

Table 21. Power and Ground

| Mnemonic | Pin Number            | Input/<br>Ouput | Description   |
|----------|-----------------------|-----------------|---|
| $DV_DD$  | 1, 9                  | N/A             | Digital Supply Voltage (3.3 V).   |
| $DV_SS$  | 4, 7                  | N/A             | Digital Supply Return (Ground).   |
| $AV_DD$  | 25, 34, 38, 42,<br>46 | N/A             | Analog Supply Voltage (5.0 V). AV <sub>DD</sub> supplies should be well filtered because supply noise will degrade performance. |
| $AV_SS$  | 26, 30, 40, 44        | N/A             | Analog Supply Return (Ground).  |

# **AC'97 REGISTERS**

Table 22. Register Map

| Tabi | Table 22. Register Map      |                  |                     |            |                    |              |              |             |             |             |             |             |             |             |             |             |             |                  |
|------|-----------------------------|------------------|---------------------|------------|--------------------|--------------|--------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------------------|
| Reg  | Name                        | D15              | D14                 | D13        | D12                | D11          | D10          | D9          | D8          | D7          | D6          | D5          | D4          | D3          | D2          | D1          | D0          | Default          |
| 0x00 | Reset                       | х                | SE4                 | SE3        | SE2                | SE1          | SE0          | ID9         | ID8         | ID7         | ID6         | ID5         | ID4         | ID3         | ID2         | ID1         | ID0         | 0x0290           |
| 0x02 | Master Volume               | LM               | х                   | х          | LV4                | LV3          | LV2          | LV1         | LV0         | RM          | х           | х           | RV4         | RV3         | RV2         | RV1         | RV0         | 0x8080           |
| 0x04 | Headphones Volume           | LM               | x                   | х          | LV4                | LV3          | LV2          | LV1         | LV0         | RM          | x           | x           | RV4         | RV3         | RV2         | RV1         | RV0         | 0x8080           |
| 0x06 | Mono Volume                 | М                | х                   | х          | х                  | х            | х            | х           | x           | х           | х           | х           | V4          | V2          | V2          | V1          | V0          | 0x8000           |
| 0x0A | PC Beep                     | М                | A/DS                | х          | F7                 | F6           | F5           | F4          | F3          | F2          | F1          | F0          | V3          | V2          | V1          | V0          | x           | 0x8000           |
| 0x0C | Phone Volume                | М                | х                   | х          | х                  | х            | х            | х           | х           | х           | x           | х           | V4          | V3          | V2          | V1          | V0          | 0x8008           |
| 0x0E | Microphone Volume           | LM               | х                   | х          | LV4                | LV3          | LV2          | LV1         | LV0         | RM          | M20         | x           | RV4         | RV3         | RV2         | RV1         | RV0         | 0x8888           |
| 0x10 | Line In Volume              | LM               | х                   | х          | LV4                | LV3          | LV2          | LV1         | LV0         | RM          | х           | х           | RV4         | RV3         | RV2         | RV1         | RV0         | 0x8888           |
| 0x12 | CD Volume                   | LM               | x                   | х          | LV4                | LV3          | LV2          | LV1         | LV0         | RM          | x           | х           | RV4         | RV3         | RV2         | RV1         | RV0         | 0x8888           |
| 0x16 | AUX Volume                  | LM               | х                   | х          | LV4                | LV3          | LV2          | LV1         | LV0         | RM          | х           | x           | RV4         | RV3         | RV2         | RV1         | RV0         | 0x8888           |
| 0x18 | Front DAC Volume            | LM               | x                   | х          | LV4                | LV3          | LV2          | LV1         | LV0         | RM          | x           | x 4         | RV4         | RV3         | RV2         | RV1         | RV0         | 0x8888           |
| 0x1A | ADC Select                  | x                | x                   | x          | x                  | x            | LS2          | LS1         | LS0         | x _         | x 🔩         | x           | х           | x           | RS2         | RS1         | RS0         | 0x0000           |
| 0x1C | ADC Volume                  | LM               | х                   | х          | х                  | LV3          | LV2          | LV1         | LV0         | RM .        | х           | x _         | Х           | RV3         | RV2         | RV1         | RV0         | 0x8080           |
| 0x20 | General Purpose             | х                | х                   | х          | x                  | DRSS1        | DRSS0        | MIX         | MS          | LPBK        | х           | x           | х           | x           | х           | x           | x           | 0x0000           |
| 0x24 | Audio Int. and Paging       | 14               | 13                  | 12         | 11                 | 10           | x            | x           | х           | x.          | х           | x           | x           | PG3         | PG2         | PG1         | PG0         | 0xxx00           |
| 0x26 | Power-Down Ctrl/Stat        | EAPD             | PR6                 | PR5        | PR4                | PR3          | PR2          | PR1         | PRO         | х           | x           | x           | x           | REF         | ANL         | DAC         | ADC         | 0x000x           |
| 0x28 | Ext'd Audio ID              | ID1 <sup>1</sup> | ID0                 | х          | х                  | REV1         | REV0         | AMAP        | LDAC        | SDAC        | CDAC        | DSA1        | DSA0        | x           | SPDF        | DRA         | VRA         | 0x0BC7           |
| 0x2A | Ext'd Audio Stat/Ctrl       | х                | x                   | PRK        | PRJ                | PRI          | SPCV         | х           | LDAC        | SDAC        | CDAC        | SPSA1       | SPSA0       | х           | SPDIF       | DRA         | VRA         | 0x0xx0           |
| 0x2C | Front DAC PCM Rate          | R15              | R14                 | R13        | R12                | R11          | R10          | R09         | R08         | R07         | R06         | R05         | R04         | R03         | R02         | R01         | R00         | 0xBB80           |
| 0x2E | Surr. DAC PCM Rate          | R15              | R14                 | R13        | R12                | R11          | R10          | R09         | R08         | R07         | R06         | R05         | R04         | R03         | R02         | R01         | R00         | 0xBB80           |
| 0x30 | C/LFE DAC PCM Rate          | R15              | R14                 | R13        | R12                | R11          | R10          | R09         | R08         | R07         | R06         | R05         | R04         | R03         | R02         | R01         | R00         | 0xBB80           |
| 0x32 | ADC PCM Rate                | R15              | R14                 | R13        | R12                | R11          | R10          | R09         | R08         | R07         | R06         | R05         | R04         | R03         | R02         | R01         | R00         | 0xBB80           |
| 0x36 | C/LFE DAC Volume            | LFEM             | x                   | x          | LFE4               | LFE3         | LFE2         | LFE1        | LFE0        | CNTM        | x           | x           | CNT4        | CNT3        | CNT2        | CNT1        | CNT0        | 0x8888           |
| 0x38 | Surround DAC Volume         | LM               | х                   | х          | LV4                | LV3          | LV2          | LV1         | LV0         | RM          | х           | х           | RV4         | RV3         | RV2         | RV1         | RV0         | 0x8888           |
| 0x3A | SPDIF Control               | V                | VCFG                | SPSR       | x                  | L            | CC6          | CC5         | CC4         | CC3         | CC2         | CC1         | CC0         | PRE         | COPY        | /AUDIO      | PRO         | 0x2000           |
| 0x60 | EQ Control                  | EQM              | х                   | х          | х                  | х            | х            | х           | х           | SYM         | CHS         | BCA5        | BCA4        | BCA3        | BCA2        | BCA1        | BCA0        | 0x8080           |
| 0x62 | EQ Data                     | CFD15            | CFD14               | CFD13      | CFD12              | CFD11        | CFD10        | CFD9        | CFD8        | CFD7        | CFD6        | CFD5        | CFD4        | CFD3        | CFD2        | CFD1        | CFD0        | 0xxxxx           |
| 0x70 | Misc. Control Bits 2        | х                | х                   | х          | MVREF2             | MVREF1       | MVREF0       | х           | х           | MMDIS       | x           | JSMAP       | CVREF2      | CVREF1      | CVREF0      | x           | х           | 0x0000           |
| 0x72 | Jack Sense                  | JS1 SPRD         | JS1 DMX             | JS0 DMX    | JS MT2             | JS MT1       | JS MT0       | JS1 EQB     | JS0 EQB     | x           | x           | JS1 MD      | JS0 MD      | JS1 ST      | JS0 ST      | JS1 INT     | JS0 INT     | 0x0000           |
| 0x74 | Serial Configuration        | SLOT16           | REGM2               | REGM1      | REGM0              |              | OMS2         | l           | OMS0        |             | LBKS1       | LBKS0       |             | CSWP        | SPAL        | SPDZ        |             | 0x1001           |
| 0x76 | Misc. Control Bits 1        | DACZ             | AC97NC <sup>2</sup> | MSPLT      | SODIS <sup>3</sup> | CLDIS        | x            | DMIX1       | DMIX0       | SPRD        | 2CMIC       | SOSEL       | SRU         | LISEL1      | LISELO      | MBG1        | MBG0        | 0x6010           |
| 0x78 | Advanced Jack Sense         | JS7ST            | JS7INT              | JS6ST      | JS6INT             | JS5ST        | JS5INT       | JS4ST       | JS4INT      | JS4-7H      | x           | JS3MD       | JS2MD       | JS3ST       | JS2ST       | JS3INT      | JS2INT      | 0xxxxx           |
| 0x7A | Misc. Control Bits 3        | JSINVB           | HPSEL1              | HPSEL0     | LOSEL              | JSINVA       | LVREF2       | LVREF1      | LVREF0      | x           | x           | x           | LOHPEN      | GPO         | MMIX        | x           | x           | 0x0000           |
| 0x7C | Vendor ID1                  | F7               | F6                  | F5         | F4                 | F3           | F2           | F1          | F0          | S7          | S6          | S5          | S4          | S3          | 52          | S1          | S0          | 0x4144           |
| 0x7E | Vendor ID2                  | T7               | T6                  | T5         | T4                 | T3           | T2           | T1          | T0          | REV7        | REV6        | REV5        | REV4        | REV3        | REV2        | REV1        | REV0        | 0x5378           |
|      | Codec Class/Rev<br>PCI SVID | x<br>PVI15       | x<br>PVI14          | x<br>PVI13 | CL4<br>PVI12       | CL3<br>PVI11 | CL2<br>PVI10 | CL1<br>PVI9 | CL0<br>PVI8 | RV7<br>PVI7 | RV6<br>PVI6 | RV5<br>PVI5 | RV4<br>PVI4 | RV3<br>PVI3 | RV2<br>PVI2 | RV1<br>PVI1 | RV0<br>PVI0 | 0x0002<br>0xFFFF |
|      | PCI SID                     | PI15             | PI14                | PI13       | PI12               | PI11         | PI10         | PI9         | PI8         | PI7         | PI6         | PI5         | PI4         | PI3         | PI2         | PI1         | PIO         | 0xFFFF           |
|      |                             | -                | ]                   | Ī          | l -                | l            |              | l -         |             | <u> </u>    |             |             | ]           | <u> </u>    |             | i           |             | L                |

| Reg   | Name                 | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  | Default |
|-------|----------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|---------|
| 0x661 | Function Select      | х   | х   | х   | х   | х   | х   | х   | х   | х   | x   | х   | FC3 | FC2 | FC1 | FC0 | T/R | 0x0000  |
| 0x681 | Function Information | G4  | G3  | G2  | G1  | G0  | INV | DL4 | DL3 | DL2 | DL1 | DL0 | IV  | x   | х   | x   | FIP | 0xXxxx  |
| 0x6A1 | Sense Register       | ST2 | ST1 | ST0 | S4  | S3  | S2  | S1  | S0  | OR1 | OR0 | SR5 | SR4 | SR3 | SR2 | SR1 | SR0 | 0xXxxx  |



<sup>&</sup>lt;sup>1</sup> Codec is always master, ID bits are read-only 0 (zeros).

<sup>2</sup> Bits for the AD198x are backward-compatible only, AC97NC and MSPLT are read-only 1 (ones).

<sup>3</sup> SODIS/SOSEL were LODIS/LOSEL in the AD1985. Most AD1985 configurations swap LINE\_OUT and SURROUND pins; these bits really operate as SO not LO.

# **HD AUDIO WIDGETS**

# Table 23. Root Node

| NID  | Name | TID | Туре | Description            |
|------|------|-----|------|------------------------|
| 0x00 | Root | N/A | Root | Device identification. |

### **Table 24. Function Group Node**

| NID  | Name     | TID | Туре     | Description                               |
|------|----------|-----|----------|---|
| 0x01 | Function | N/A | Function | Designates this device as an audio codec. |

**Table 25. ADI Specific Verb Support** 

|                           |            |        | Payload                                |    |  |  |  |  |
|---------------------------|------------|--------|--|----|--|--|--|--|
| Verb                      | G/S        | VID    | Description                            |    | Response<br>(32 Bits)                          | Description  |  |  |
| SDI Select                | Get        | 0xF04  | N/A (0)                                |    | N/A (0)  | The AD1986A has only a single SDI line, thus set SDI verbs are ignored and get SDI verbs always return a 0.                                      |  |  |
|                           | Set        | 0x704x | N/A (0)                                | 8  | N/A (0)  | 4.45 12  |  |  |
| Processing<br>Coefficient | Get<br>Set | C0x    | N/A (0)  ADI-specific function control | 16 | ADI-Specific<br>Function<br>Setting<br>N/A (0) | Get/set the vendor specific function at the below coefficient index address. Address is an 8-bit value and does not auto-increment.              |  |  |
| Coefficient<br>Index      | Get        | D0x    | N/A (0)  ADI function index            | 8  | ADI Function<br>Index<br>N/A (0)               | Get/set the index of the vendor-specific function. The index does not auto-increment when writing the function (processing coefficient) command. |  |  |
| Processing<br>Index       | Get        | 0xF03  | N/A (0)                                |    | N/A (0)  | No processing states are supported by this node.<br>Set operations do nothing, Get operations always<br>return a 0.                              |  |  |
|                           | Set        | 0x703  | N/A (0)                                | 8  | N/A (0)  |  |  |  |

# Table 26. S/PDIF Audio Output

| NID  | Name                | TID Type |              | Description   |  |  |
|------|---------------------|----------|--------------|---|--|--|
| 0x02 | S/PDIF Audio Output | 0x0      | Audio Output | Designates the codec S/PDIF digital stream interface. Selects between the HD audio I/F and the record ADC as sources. |  |  |

# **Table 27. ADI Specific Verb Support**

|            |     |       | Payload     |     |                       |   |
|------------|-----|-------|-------------|-----|-----------------------|---|
| Verb       | G/S | VID   | Description | Bit | Response<br>(32 Bits) | Description   |
| SDI Select | Get | 0xF04 | N/A (0)     |     | N/A (0)               | The AD1986 has only a single SDI line, thus set SDI verbs are |
|            | Set | 0x704 | N/A (0)     | 8   | N/A (0)               | ignored and get SDI verbs always return a 0.                  |

# **Table 28. Front DAC Audio Output**

| NID  | Name                   | TID | Туре         | Description                        |
|------|------------------------|-----|--------------|------------------------------------|
| 0x03 | Front DAC Audio Output | 0x0 | Audio Output | Designates the front channel DACs. |

| •                         |     |       | Payload           |     |                       |   |   |   |
|---------------------------|-----|-------|-------------------|-----|-----------------------|---|---|---|
| Verb                      | G/S | VID   | Description       | Blt | Response<br>(32 Bits) | Description   |   |   |
| SDI Select                | Get | 0xF04 | N/A (0)           |     | N/A (0)               |   | A has only a single SDI line, t<br>get SDI verbs always return  |   |
|                           | Set | 0x704 | N/A (0)           | 8   | N/A (0)               |   |   |   |
| Processing<br>Coefficient | Get | C0x   | N/A (0)           | 1.5 | Coefficient           | Index can be<br>The coefficie<br>0x60 and 0x<br>0X60) and E0<br>Note that the   | orocessing coefficient at the eset by the "set coefficient in ent indexes and data are iden 62 definitions (see the EQ CoQ Data Register (Register OX6 e AD1986A does not automandex. The index must be writed or read. | ndex" verb.<br>ntical to the AC' 97 Registers<br>ntrol Register (Register<br>52) sections).<br>ntically increment the |
|                           | Set | 4x    | Coefficient       | 16  | N/A (0)               |   |   |   |
| Coefficient<br>Index      | Get | D0x   | N/A (0)           |     | Coefficient<br>Index  | Coefficient of AC' 97 regist Register (Register (Register)). No the coefficient | processing coefficient index of the coefficient indexes are 0x60 and 0x62 definitions gister 0x60) and EQ Data Regote that the AD1986A does not index. The index must be loaded or read.                                | and data are identical to the<br>. (see the EQ Control<br>gister (Register 0X62)<br>ot automatically increment        |
|                           | Set | 50x   | Coefficient Index | 8   | N/A (0)               | CAL   |   |   |
| Processing<br>State       | Get | 0xF03 | N/A (0)           |     | Processing<br>State   | Processing s  | tates supported by the AD19   | 986 Digital EQ:   |
|                           |     |       |                   |     | ),                    | Value   | Processing<br>(EQM Bit [Inversed])  | Symmetry (SYM Bit)  |
|                           |     |       |                   |     |                       | 0x00  | Off   | On  |
|                           |     |       |                   |     | •                     | 0x01  | Benign  | On  |
|                           |     |       |                   |     |                       | 0x02  | Benign  | On  |
|                           |     |       |                   |     |                       | 0x80  | Off   | Off   |
|                           |     |       |                   |     |                       | 0x81  | Benign  | Off   |
|                           |     |       |                   |     |                       | 0x82  | Benign  | Off   |
|                           | Set | 0x703 | Processing State  | 8   | N/A (0)               | benign. If the<br>benign state<br>coefficients.<br>Default state                | e AD1986A considers states of e on state is set, the AD1986 or 0x80 must be Setting state 0x80 will load of 0x00 is SYM on. When symrone channel) need to be loa  | will set and return the<br>e set when loading<br>coefficients with SYM off.<br>netry is on, only ½ of the             |

# **Table 30. Surround DAC Audio Output**

| NID  | Name                      | TID | Type         | Description                           |
|------|---------------------------|-----|--------------|---------------------------------------|
| 0x04 | Surround DAC Audio Output | 0x0 | Audio Output | Designates the surround channel DACs. |

# **Table 31. ADI Specific Verb Support**

|               |     |        | Payload     |     |                       |  |
|---------------|-----|--------|-------------|-----|-----------------------|--|
| Verb          | G/S | VID    | Description | Bit | Response<br>(32 Bits) | Description  |
| SDI<br>Select | Get | 0xF04  | N/A (0)     |     | N/A (0)               | The AD1986 has a only single SDI line, thus set SDI verbs are ignored and get SDI verbs always return a 0. |
|               | Set | 0x704x | N/A (0)     | 8   | N/A (0)               |  |

|         | 1                           |          | E DAC       | Audio Output   |                    | Γ_  |  |  |  |  |
|---------|-----------------------------|----------|-------------|----------------|--------------------|---|--|--|--|--|
| NID     | Nam                         |          | 2464        |                | TID                | Type  | Description  |  |  |  |
| 0x05    | Cent                        | er/LFE   | DAC Aud     | dio Output     | 0x0                | Audio Output  | Designates the surround channel DACs.  |  |  |  |
| Table 3 | 33. Rec                     | ord AI   | OC Audi     | io Input       |                    |   |  |  |  |  |
| NID     | Nam                         |          |             |                | TID                | Туре  | Description  |  |  |  |
| 0x06    | Reco                        | rd ADC   | Audio I     | nput           | 0x1                | Audio Input   | Designates the record channel ADCs.  |  |  |  |
| Table 3 | 34. Ana                     | log Mi   | ixer        |                |                    |   |  |  |  |  |
| NID     | Nam                         | e        |             |                | TID                | Туре  | Description  |  |  |  |
| 0x07    | Anal                        | og Mixe  | er          |                | 0x2                | Audio Mixer   | Mixes analog input signals into line out audio.  |  |  |  |
| Table 3 | 35 Mo                       | no Miv   | ·e <b>r</b> |                |                    |   |  |  |  |  |
| NID     | Name                        |          |             | TID            | Туре               | Description   |  |  |  |  |
| 0x08    |                             | o Mixer  |             |                | 0x2                | Audio Mixer   | Mixes the left/right channels from the analog mixer int  |  |  |  |
| 0,00    | WOII                        | o mixei  |             |                | UAZ                | Addio Mixer   | mono signal.   |  |  |  |
| Table 3 | 36 Dox                      | wnmiv    |             |                |                    |   | The state of the s |  |  |  |
| NID     | Table 36. Downmix           |          |             | TID            | Туре               | Description   |  |  |  |  |
| 0x09    | Surround to Stereo Down Mix |          |             |                | 0x2                | Audio Mixer   | Mixes 5.1 stereo to 4.0 or 2.0 on front channels.  |  |  |  |
| 0,103   | Juine                       | 24114 10 | Jec. co .   | 20W11W1X       | OXE                | 7 tadio Mixer   | Wilder St. Steller of the Grand |  |  |  |
| Table 3 | 37. AD                      | I Speci  | fic Verb    | Support        |                    |   | CO.  |  |  |  |
|         |                             |          |             | Payload        | d                  |   |  |  |  |  |
| Verb    |                             | G/S      | VID         | Description    | Bits               | Response<br>(32 Bits)   | Description  |  |  |  |
| Amplifi | ier                         | Get      | B0x         | Amp/Index      | 16                 | Amp   | This widget contains mute bits for the output and only one   |  |  |  |
| Gain/M  |                             |          | D OX        | Amp/macx       |                    | Surround DAC (input amp Index 0), has a mute bit. The CL input (input amp Index 1) does not have a mute control.  Writing the CLFE DAC input mute will have no effect and |  |  |  |  |
|         |                             |          |             |                |                    |   | always return a 0 when read.   |  |  |  |
|         |                             | Set      | 30x         | Amp Set Payloa | nd 16              | N/A (0)   |  |  |  |  |
| Table 3 | 38. Hea                     | dphon    | e Select    | or             |                    |   |  |  |  |  |
| NID     | Nam                         | e        |             |                | TID                | Туре  | Description  |  |  |  |
| 0x0A    | Head                        | lphone   | Selecto     | r              | 0x3                | Audio Selector  | Chooses the HP source.   |  |  |  |
| Table 2 | 20 Iin                      | o Out S  | Selector    |                |                    |   |  |  |  |  |
| NID     | Nam                         |          |             |                | TID                | Туре  | Description  |  |  |  |
| 0x0B    |                             | Out Sel  | ector       |                | 0x3                | Audio Selector  | -  |  |  |  |
|         |                             |          |             |                | UN3                | Addio Sciector  | chooses the line out source.   |  |  |  |
|         |                             |          | Selector    | •              | TID                | Toma  | Description  |  |  |  |
| 0x0C    |                             |          |             | TID            | Type Audio Selecto | r Chooses the surround source.  |  |  |  |  |
| UXUC    | 3                           | urroun   | a selecti   | Or             | 0x3                | Audio Selecto   | chooses the surround source.   |  |  |  |
|         |                             |          | E Select    | or             | TID                |   |  |  |  |  |
| NID     | Name                        |          |             |                |                    | Туре  | Description  |  |  |  |
| 0x0D    | Cent                        | er/LFE   | Selector    |                | 0x3                | Audio Selector  | Chooses the center/LFE source.   |  |  |  |
| Table 4 | 42. Mo                      | no Out   | Selecto     | r              |                    |   |  |  |  |  |
| NID     | Nam                         |          |             |                | TID                | Туре  | Description  |  |  |  |
| 0x0E    | Mon                         | o Out S  | elector     |                | 0x3                | Audio Selector  | Chooses the mono out source.   |  |  |  |
|         |                             |          |             |                |                    |   |  |  |  |  |

| Table 42  | Microphone | Salacton |
|-----------|------------|----------|
| Lable 43. | Microphone | Selector |

| NID  | Name                | TID | Туре           | Description   |
|------|---------------------|-----|----------------|---|
| 0x0F | Microphone Selector | 0x3 | Audio Selector | Chooses the microphone inputs between the MIC_1/2 and     |
|      |                     |     |                | C/LFE pins. Contains the microphone gain boost amplifier. |

### **Table 44. Line In Selector**

| NID  | Name             | TID | Туре           | Description  |
|------|------------------|-----|----------------|--|
| 0x10 | Line In Selector | 0x3 | Audio Selector | Chooses the line in inputs between the line in, surround and |
|      |                  |     |                | MIC_1/2 pins.  |

# Table 45. MIC\_1/2 Swap

| NID  | Name         | TID | Туре           | Description   |
|------|--------------|-----|----------------|---|
| 0x11 | MIC_1/2 Swap | 0x3 | Audio Selector | Swaps the left/right association of MIC_1/2 on the input pins only. Allows up mix, spreading one microphone to both left and right output channels. |

# **Table 46. ADI Specific Verb Support**

|                     |     |       | Payload          |     |                       |  | 1 M   |                        |
|---------------------|-----|-------|------------------|-----|-----------------------|--|---|------------------------|
| Verb                | G/S | VID   | Description      | Blt | Response<br>(32 bits) | Descripti <b>o</b> n   | CIV.  |                        |
| Processing          | Get | C0x   | N/A (0)          |     | N/A (0)               | Not supporte   | ed. Writes have no effect, rea                              | ads always return a 0. |
| Coefficient         | Set | 40x   | N/A (0)          | 16  | N/A (0)               | - O  |   |                        |
| Coefficient         | Get | D0x   | N/A (0)          |     | N/A (0)               | Not supporte   | ed. Writes have no effect, rea                              | ads always return a 0. |
| Index               | Set | 50x   | N/A (0)          | 8   | N/A (0)               |  |   |                        |
| Processing<br>State | Get | 0xF03 | N/A (0)          |     | Processing<br>State   | Controls the up-mix function of the MIC_1/2 swap widget. Up-Mix will spread the selected left channel (see the left/right s feature of the enable EAPD/BTL verb description) to both the le and right channel outputs of this stereo widget. |   |                        |
|                     |     |       |                  |     |                       | Value  | Processing State  | Up-Mix Spreading       |
|                     |     |       |                  |     |                       | 0x00   | Off   | Off                    |
|                     |     |       |                  |     |                       | 0x01   | Benign  | On                     |
|                     |     |       |                  |     |                       | 0x02   | Benign  | On                     |
|                     | Set | 0x703 | Processing State | 8   | N/A (0)               |  | e AD1986 considers both on<br>e on state is set, the AD1986 | 3                      |

# Table 47. Record Selector

| NID  | Name            | TID | Туре           | Description                                   |
|------|-----------------|-----|----------------|---|
| 0x12 | Record Selector | 0x3 | Audio Selector | Chooses the analog source to the record ADCs. |

### Table 48. Microphone MixAmp

| NID  | Name              | TID | Туре           | Description   |
|------|-------------------|-----|----------------|---|
| 0x13 | Microphone MixAmp | 0x3 | Audio Selector | The microphone amplifier input to the analog mixer. |

# Table 49. Phone MixAmp

| NID  | Name         | TID | Туре           | Description                                    |
|------|--------------|-----|----------------|--|
| 0x14 | Phone MixAmp | 0x3 | Audio Selector | The phone amplifier input to the analog mixer. |

# Table 50. CD MixAmp

| NID  | Name      | TID | Type           | Description                                 |
|------|-----------|-----|----------------|---|
| 0x15 | CD MixAmp | 0x3 | Audio Selector | The CD amplifier input to the analog mixer. |

| NID     | 51. Aux MixAmp Name                          | TID     | Туре              | Description  |
|---------|--|---------|-------------------|--|
| 0x16h   | Aux MixAmp                                   | 0x3h    | Audio Selector    | The auxiliary input amplifier to the analog mixer.   |
|         | T T  | <u></u> |                   |  |
| Table ! | 52. Line In MixAmp                           |         |                   |  |
| NID     | Name   | TID     | Туре              | Description  |
| 0x17    | Line In MixAmp                               | 0x3     | Audio Selector    | The line in amplifier input to the analog mixer.   |
| Table ! | 53. PC Beep Selector                         |         |                   |  |
| NID     | Name   | TID     | Туре              | Description  |
| 0x18    | PC Beep Selector                             | 0x3     | Audio Selector    | The digital/analog PC beep selector and amplifier input to the analog mixer.   |
| Table ! | 54. Digital PC Beep                          |         |                   |  |
| NID     | Name   | TID     | Туре              | Description  |
| 0x19    | Digital PC Beep                              | 0x7     | Digital Beep      | Digital PC beep generator.   |
| Table : | 55. HP Out                                   | 1       |                   | The state of the s |
| NID     | Name   | TID     | Туре              | Description  |
| 0x1A    | HP Out                                       | 0x4     | Pin Complex       | HP_OUT pin drivers. Contains the output amplifier for HP gain control. Supports headphone drive function. See the pir widget control verb descriptions.  |
| Table : | 56. Line Out                                 |         |                   | .0   |
| NID     | Name   | TID     | Туре              | Description  |
| 0x1B    | Line Out                                     | 0x4     | Pin Complex       | LINE (FRONT)_OUT pin drivers. Contains the output amplifier for line (front) gain control. Supports headphone drive function. Supports the EAPD (external amp power-down) function pin.  |
| Table ! | 57. Surround Out                             |         |                   |  |
|         |  | TID     | Turno             | Description  |
| NID     | Name   | שוו     | Type              | Description  |
| Ox1C    | Surround Out                                 | 0x4     | Pin Complex       | SURROUND pin drivers. Contains the output amplifier for surround gain control. Supports multitasking as either the   |
| 0x1C    |  |         | 1                 | SURROUND pin drivers. Contains the output amplifier for surround gain control. Supports multitasking as either the   |
| 0x1C    | Surround Out                                 |         | 1                 | SURROUND pin drivers. Contains the output amplifier for surround gain control. Supports multitasking as either the   |
| 0x1C    | Surround Out 58. C/LFE Out                   | 0x4     | Pin Complex       | SURROUND pin drivers. Contains the output amplifier for surround gain control. Supports multitasking as either the surround outputs or can be configured as the LINE_IN inputs   |
| Table : | Surround Out  58. C/LFE Out  Name            | 0x4     | Pin Complex  Type | SURROUND pin drivers. Contains the output amplifier for surround gain control. Supports multitasking as either the surround outputs or can be configured as the LINE_IN inputs  Description  C/LFE pin drivers. Contains the output amplifier for C/LFE gain control. Supports the left/right channel swap function. Supports multitasking as either the C/LFE outputs or can be configured as the MIC1/2 inputs. Supports microphone bias   |
| Table : | Surround Out  58. C/LFE Out  Name  C/LFE Out | 0x4     | Pin Complex  Type | SURROUND pin drivers. Contains the output amplifier for surround gain control. Supports multitasking as either the surround outputs or can be configured as the LINE_IN inputs  Description  C/LFE pin drivers. Contains the output amplifier for C/LFE gain control. Supports the left/right channel swap function. Supports multitasking as either the C/LFE outputs or can be configured as the MIC1/2 inputs. Supports microphone bias   |

| NID                  | 60. MIC_1/2 In Name      | TID     | Туре                    | Description  |
|----------------------|--------------------------|---------|-------------------------|--|
| 0x1F                 | MIC_1/2 In               | 0x4     | Pin Complex             | MIC_1/2 IN pin driver. Can be configured as a microphone of Line_In input.   |
| Table                | 61. Line In              |         |                         |  |
| NID                  | Name                     | TID     | Туре                    | Description  |
| 0x20                 | Line In                  | 0x4     | Pin Complex             | LINE_IN pin driver. Can be configured as a Line_In or microphone input.  |
| Table                | 62. Aux In               |         |                         |  |
| NID                  | Name                     | TID     | Туре                    | Description  |
| 0x21                 | Aux In                   | 0x4     | Pin Complex             | AUX_IN pin driver. Line level auxiliary input.   |
| Table                | 63. CD In                |         |                         |  |
| NID                  | Name                     | TID     | Туре                    | Description  |
| 0x22                 | CD In                    | 0x4     | Pin Complex             | CD_IN pin driver. Differential, low noise, analog CD audio input.  |
| Table                | 64. Phone In             |         | 90                      | 3 th Car   |
| NID                  | Name                     | TID     | Туре                    | Description  |
| 0x23                 | Phone In                 | 0x4     | Pin Complex             | PHONE_IN pin driver. Mono line level input.  |
| Table                | 65. PCBeep In            |         |                         |  |
| NID                  | Name                     | TID     | Туре                    | Description  |
| 0x24                 | PCBeep In                | 0x4     | Pin Complex             | PCBEEP_IN pin driver. Mono line level input. When the AD1986A is in reset, the signal on this pin is routed to all output capable pins. Used for BIOS POST beeps or messages |
| Table                | 66. S/PDIF Out           |         |                         |  |
| NID                  | Name                     | TID     | Туре                    | Description  |
| 0x25                 | S/PDIF Out               | 0x4     | Pin Complex             | Digital S/PDIF output drivers. This pin can be hardware-<br>enabled by connecting an external resistor to DVSS or by<br>software control.                                    |
| Table                | 67. Analog Power-Down    | ·       |                         |  |
| NID                  | Name                     | TID     | Туре                    | Description  |
| 026                  | Analog Power-Down        | 0x5     | Power Widget            | Controls power on analog mixer and associated amplifiers. This will control the power state of all widgets in its connection list.   |
| 0x26                 |                          |         |                         |  |
|                      | 68. MIC/C/LFE Mixer      |         | <u> </u>                |  |
|                      | 68. MIC/C/LFE Mixer Name | TID     | Туре                    | Description  |
| Table                | 1                        | TID 0x2 | <b>Type</b> Audio Mixer | Mixes the MIC1/2_IN and C/LFE input signals together to  |
| Table NID 0x27       | Name                     |         |                         | Mixes the MIC1/2_IN and C/LFE input signals together to support simultaneous microphones on front and rear panels  |
| Table<br>NID<br>0x27 | Name MIC / C/LFE Mixer   |         |                         | Mixes the MIC1/2_IN and C/LFE input signals together to support simultaneous microphones on front and rear panels  |

#### Table 70. C/LFE/Line In Mixer

| NID  | Name                  | TID | Туре        | Description   |
|------|-----------------------|-----|-------------|---|
| 0x29 | C/LFE / Line In Mixer | 0x2 | Audio Mixer | Mixes the C/LFE and LINE_IN input signals together to support simultaneous microphones on front and rear panels. Multiple microphones do not have individual gain controls. |

### Table 71. MIC/Line In/C/LFE Mixer

| NID  | Name                    | TID | Type        | Description   |
|------|-------------------------|-----|-------------|---|
| 0x2A | MIC/Line In/C/LFE Mixer | 0x2 | Audio Mixer | Mixes the MIC1/2_IN, LINE_IN and C/LFE input signals to support simultaneous microphones on front and rear panels. Multiple microphones do not have individual gain controls. |

#### Table 72. MIC\_1/2 Mixer

| 0x2B | MIC_1/2 Mixer | 0x2 | Audio Mixer | Mixes the left and right channels of the selected microphone input into a mono stream. This signal drives both the left and right channels of the following circuitry. Used to mix two mono microphones on separate jacks. Left and right microphones can be programmed with separate gain boost (0 dB, 10 dB, 20 dB, or 30 dB), but do not have any other gain or mute controls. |  |  |  |  |  |  |  |
|------|---------------|-----|-------------|---|--|--|--|--|--|--|--|
|      |               |     |             | com.  |  |  |  |  |  |  |  |

# **AC '97 REGISTER DETAILS**

### **RESET (REGISTER 0x00)**

Writing any value to this register performs a register reset, which causes all registers to revert to their default values. The serial configuration (0x74) register will not reset the SLOT16, REGM [2:0], SPOVR, SPAL, SPDZ, and SPLNK. These bits are reset on a hard, hardware, or power-on reset. The REGM and serial configuration bits are reset only by an external hardware reset.

The AC '97, Revision 2.3, Page 1 registers codec class/rev (0x601), PCI SVID (0x621), PCI SID (0x641), function information (0x681—per supported function), and sense register ST [3:0] bits (0x6A1 D [15:13]—per supported function) are reset only on a power-on reset. To satisfy the AC '97, Revision 2.3 requirements, these registers/bits are sticky across all software and hardware resets.

Reading this register returns the ID code of the part and a code for the type of 3D stereo enhancement.

| Reg  | Name  | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  | Default |
|------|-------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|---------|
| 0x00 | Reset | х   | SE4 | SE3 | SE2 | SE1 | SE0 | ID9 | ID8 | ID7 | ID6 | ID5 | ID4 | ID3 | ID2 | ID1 | ID0 | 0x0290  |

| Ta | ble | 73 |
|----|-----|----|
|    |     |    |

| Register                                 | Function                        | 4,40   |              |          |
|--|---------------------------------|--|--------------|----------|
| ID [9:0] (RO)                            | The ID decode                   | es the capabilities of the AD1986A based on the functions. |              |          |
| (Identify                                | Bit                             | Function   | AD1986A      | ID [9:0] |
| Capability)                              | ID0                             | Dedicated MIC PCM In channel                               | 0            |          |
|  | ID1                             | Reserved (per AC '97, Revision 2.3)                        | 0            |          |
|  | ID2                             | Bass and treble control                                    | 0            |          |
|  | ID3                             | Simulated stereo (mono to stereo)                          | 0            |          |
|  | ID4                             | Headphone out support                                      | 1            | 0x290    |
|  | ID5                             | Loudness (bass boost) support                              | 0            |          |
|  | ID6                             | 18-bit DAC resolution                                      | 0            |          |
|  | ID7                             | 20-bit DAC resolution                                      | 1            |          |
|  | ID8                             | 18-bit ADC resolution                                      | 0            |          |
|  | ID9                             | 20-bit ADC resolution                                      | 1            |          |
| SE [4:0] (RO)<br>(Stereo<br>Enhancement) | The AD1986A<br>(all bits are ze | does not provide hardware 3D stereo enhancement ero).      | Default: 0x0 | 00       |
| х  | Reserved.                       |  | Default: 0   |          |

#### **MASTER VOLUME (REGISTER 0x02)**

This register controls the LINE\_OUT, SURROUND, and CENTER/LFE outputs' mute and volume controls in unison. Each volume sub-register contains five bits, generating 32 volume steps of -1.5 dB each for a range of 0 dB to -46.5 dB.

The headphone output (HP\_OUT) mute and volume are controlled separately by the headphones volume register (0x04). The mono output (MONO\_OUT) mute and volume are controlled separately by the mono volume register (0x06). To control the LINE\_OUT, SURROUND, and CENTER/LFE volumes separately, use the front DAC volume register (0x18) for LINE\_OUT; the surround DAC Volume register (0x38) for SURROUND; and the C/LFE DAC volume register (0x36) for CENTER/LFE.

| Reg  | Name             | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7 | D6 | D5 | D4  | D3  | D2  | D1  | D0  | Default |
|------|------------------|-----|-----|-----|-----|-----|-----|-----|-----|----|----|----|-----|-----|-----|-----|-----|---------|
| 0x02 | Master<br>Volume | LM  | х   | х   | LV4 | LV3 | LV2 | LV1 | LV0 | RM | Х  | Х  | RV4 | RV3 | RV2 | RV1 | RV0 | 0x8080  |

#### Table 74.

| Register                  | Function    |  |  |         |
|---------------------------|-------------|--|--|---------|
| L/RV [4:0]<br>(Left/Right |             | olume controls the left/rignificant bit represents – | ight channel output gains from 0 dB to $-46.5$ 1.5 dB. | dB.     |
| Volume)                   | L/RM        | L/RV [4:0]   | Function   | Default |
|                           | 0           | 0 0000   | 0 dB   | Default |
|                           | 0           | 0 1111   | -22.5 dB attenuation                                   |         |
|                           | 0           | 1 1111   | -46.5 dB attenuation                                   |         |
|                           | 1           | x xxxx   | Muted  |         |
| L/RM<br>(Left/right mute) | Mutes the l | endently.  | Default: muted (0x1)                                   |         |
| х                         | Reserved.   |  | Default: 0   |         |

# **HEADPHONE VOLUME (REGISTER 0x04)**

This register controls the HP\_OUT mute and volume controls. Each volume subregister contains five bits, generating 32 volume steps of -1.5 dB each for a range of 0 dB to -46.5 dB.

| Reg  | Name       | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7   | D6   | D5 | D4  | D3  | D2  | D1  | D0  | Default |
|------|------------|-----|-----|-----|-----|-----|-----|-----|-----|------|------|----|-----|-----|-----|-----|-----|---------|
| 0x04 | Headphones | LM  | х   | х   | LV4 | LV3 | LV2 | LV1 | LV0 | RM . | _x 🦣 | Χ  | RV4 | RV3 | RV2 | RV1 | RV0 | 0x8080  |
|      | Volume     |     |     |     |     |     |     |     |     |      | 3    |    | 16  | b.  |     |     |     |         |

#### Table 75.

| Register                  | Function          |  | CO.  |                      |
|---------------------------|-------------------|--|--|----------------------|
| L/RV [4:0]<br>(Left/Right |                   | e controls the left/right chant bit represents –1.5 dB | nannel output gains from 0 dB to -46.5 dB. |                      |
| Volume)                   | L/RM              | L/RV [4:0]   | Function                                   | Default              |
|                           | 0                 | 0 0000   | 0 dB                                       | Default              |
|                           | 0                 | 0 1111   | -22.5 dB attenuation                       |                      |
|                           | 0                 | 1 1111   | -46.5 dB attenuation                       |                      |
|                           | 1                 | x xxxx   | Muted                                      |                      |
| L/RM                      | Mutes the left/ri | ght channels independent                               | tly.                                       | Default: muted (0x1) |
| (Left/Right Mute)         |                   |  |  |                      |
| Х                         | Reserved.         |  |  | Default: 0           |

### **MONO VOLUME (REGISTER 0x06)**

This register controls the MONO\_OUT mute and volume control. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of 0 dB to -46.5 dB.

| Reg  | Name        | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Default |
|------|-------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|---------|
| 0x06 | Mono Volume | M   | х   | х   | х   | х   | х   | Х  | Х  | Х  | Х  | Х  | V4 | V3 | V2 | V1 | V0 | 0x8000  |

#### Table 76.

| Register | Functio | on .                  |   |                         |
|----------|---------|-----------------------|---|-------------------------|
| V [4:0]  | Volume  | controls the output o | gain from 0 dB to -46.5 dB. The least significant | bit represents –1.5 dB. |
| (Volume) | М       | V [4:0]               | Function  | Default                 |
|          | 0       | 0 0000                | 0 dB  | Default                 |
|          | 0       | 0 1111                | -22.5 dB attenuation                              |                         |
|          | 0       | 1 1111                | -46.5 dB attenuation                              |                         |
|          | 1       | x xxxx                | Muted   |                         |
| M (Mute) | Mutes t | he output.            | <u> </u>  | Default: muted (0x1)    |
| Х        | Reserve | d.                    |   | Default: 0              |

#### PC BEEP (REGISTER 0x0A)

This controls the level of the analog PC beep or the level and frequency of the digital PC beep. The volume register contains four bits, generating 16 volume steps of -3.0 dB each for a range of 0 dB to -45.0 dB. The tone frequency can be set between 47 Hz to 12,000 Hz or disabled.

Per Intel's BIOS writer's guide, the PC beep signal should play via headphone out, line out, and mono out paths. BIOS algorithms should unmute the PC beep register and the path to each output, and set the volume levels for playback.

When the AD1986A is in reset (the external RESET pin is low), the PCBEEP\_IN pin is connected internally to all of the device output pins (HEADPHONE L/R, LINE\_OUT L/R, MONO\_OUT, SURROUND L/R, and CENTER/LFE). There are no amplifiers or attenuators on this path and the external circuitry connected to this pin should anticipate the drive requirements for the multiple output sources. Headphones connected to output pins will substantially load the signal.

| Reg  | Name | D15 | D14  | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Default |
|------|------|-----|------|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|---------|
| 0x0A | PC   | М   | A/DS | Х   | F7  | F6  | F5  | F4 | F3 | F2 | F1 | F0 | V3 | V2 | V1 | V0 | Х  | 0x8000  |
|      | Beep |     |      |     |     |     |     |    |    |    |    |    |    |    |    |    |    |         |

#### Table 77.

| Table //.                         |                                |   |  | a 36-7"   |                                   |
|-----------------------------------|--------------------------------|---|--|---|-----------------------------------|
| Register                          | Function                       | on  |  | 3. 34   |                                   |
| V [3:0]<br>(Analog or             |                                | s the gain into the ou<br>and muted.            | utput mixer from 0 dB to –   | 45.0 d <b>B.</b> The least sig <mark>nific</mark> ant bit repres  | ents –3.0 dB. The gain default    |
| Digital                           | M                              | V3V0  | Function   | -01   | Default                           |
| Volume)                           | 0                              | 0000  | 0 dB   | 0   | Default                           |
|                                   | 0                              | 1111  | -45 dB attenuation   | on 🏓  |                                   |
|                                   | 1                              | xxxx  | Muted  |   |                                   |
| F [7:0]<br>(PC Beep<br>Frequency) | disable                        | s internal PC beep ge<br>ality signal.          | neration. The digitally-gen  | s number, allowing tones from 47 Hz t<br>erated signal is close to a square wave  |                                   |
|                                   |                                | F7F0  | Function   |   |                                   |
|                                   |                                | 0000  | Disabled   |   | Default                           |
|                                   |                                | 0001  | 12,000 Hz tone   |   |                                   |
|                                   |                                | 1111  | 47 Hz tone   |   |                                   |
| A/DS<br>(PC Beep<br>Source)       | codec is<br>path. O<br>the ana | s in reset mode the a<br>nce out of reset, this | nalog PCBEEP pin is routed<br>bit must be programmed t<br>gners can choose not to co | alog PCBEEP pin (= 1). When the<br>to the outputs via a high impedance<br>o a 1 to pass through any signals on<br>nnect the analog PCBEEP pin and | Default: digitally-selected (0x0) |
| M<br>(PC Beep<br>Mute)            | When t                         | his bit is set to 1, the                        | ligital) is muted.   | Default: muted (0x1)  |                                   |
| Х                                 | Reserve                        | ed.   |  |   | Default: 0                        |
|                                   |                                |   |  |   |                                   |

#### PHONE VOLUME (REGISTER 0x0C)

This register controls the PHONE\_IN mute and gain to the analog mixer section. The volume register contains five bits, generating 32 volume steps of 1.5 dB each for a range of 12.0 dB to -34.5 dB. This does not control the record ADC gain (see Register 0x1C).

| Reg  | Name            | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Default |
|------|-----------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|---------|
| 0x0C | Phone<br>Volume | М   | Х   | Х   | Х   | Х   | х   | х  | х  | х  | х  | х  | V4 | V3 | V2 | V1 | V0 | 0x8008  |

#### Table 78.

| Register            | Function        | 1                      |  |   |
|---------------------|-----------------|------------------------|--|---|
| V [4:0]<br>(Volume) | Controls<br>dB. | the gain of this input | to the analog mixer from $+12.0$ dB to $-34.5$ dB. | The least significant bit represents –1.5 |
|                     | MV              | [4:0]                  | Function   | Default                                   |
|                     | 0               | 0 0000                 | 12 dB gain   |   |
|                     | 0               | 0 1000                 | 0 dB   | Default                                   |
|                     | 0               | 1 1111                 | -34.5 dB attenuation                               |   |
|                     | 1               | x xxxx                 | Muted  |   |
| M (Mute)            | Mutes th        | e input to the analog  | Default: muted (0x1)                               |   |
| х                   | Reserved        |                        |  | Default: 0                                |

### MICROPHONE VOLUME (REGISTER 0x0E)

This register controls the MIC\_1 (left) and MIC\_2 (right) channels' gain, boost, and mute to the analog mixer section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB. This does not control the record ADC gain (see Register 0x1C).

In typical stereo microphone applications, the signal paths must be identical and should be set to the same gain, boost, and mute values. With stereo controls, this input is capable of using nonmicrophone sources by disabling the microphone boost (M20 bit = 0).

| Reg  | Name       | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7 | D6  | D5 | D4  | D3  | D2  | D1  | D0  | Default |  |
|------|------------|-----|-----|-----|-----|-----|-----|-----|-----|----|-----|----|-----|-----|-----|-----|-----|---------|--|
| 0x0E | Microphone | LM  | х   | х   | LV4 | LV3 | LV2 | LV1 | LV0 | RM | M20 | Х  | RV4 | RV3 | RV2 | RV1 | RV0 | 0x8888  |  |
|      | Volume     |     |     |     |     |     |     |     |     | 1  |     |    |     |     |     |     |     |         |  |

#### Table 79.

| Register                          | Function                                       |   |  |  |
|-----------------------------------|--|---|--|--|
| L/RV [4:0]<br>(Left/Right         | Controls the le<br>represents –1.              |   | f this input to the analog mixer from  | +12 dB to -34.5 dB. The least significant bit  |
| Volume)                           | L/RM   | L/RV [4:0]  | Function   | Default  |
|                                   | 0  | 0 0000  | 12 dB gain   |  |
|                                   | 0  | 0 1000  | 0 dB   | Default  |
|                                   | 0  | 1 1111  | -34.5 dB attenuation   |  |
|                                   | 1  | x xxxx  | Mute   |  |
| (MIC_1/2<br>Gain                  |  |   |  |  |
| M20<br>(MIC_1/2<br>Gain<br>Roost) | The nominal g<br>or 30 dB if nec               | ain boost by default is 2<br>essary.                      | 20 dB; however, MBG0 [1:0] bits (Regi  | ols the boost of both the MIC_1 and MIC_2 chang<br>ster 0x76), allow changing the gain boost to 10 o |
| (MIC_1/2                          | The nominal g                                  | ain boost by default is 2                                 | 20 dB; however, MBG0 [1:0] bits (Regi  | ster 0x76), allow changing the gain boost to 10 o  |
| (MIC_1/2<br>Gain                  | The nominal g<br>or 30 dB if nec               | ain boost by default is 2<br>essary.                      | 20 dB; however, MBG0 [1:0] bits (Regi  | ster 0x76), allow changing the gain boost to 10  |
| (MIC_1/2<br>Gain                  | The nominal g<br>or 30 dB if nec<br><b>M20</b> | ain boost by default is 2 essary.  MGB0 [1:0]             | 20 dB; however, MBG0 [1:0] bits (Regi  | ster 0x76), allow changing the gain boost to 10 o  |
| (MIC_1/2<br>Gain                  | The nominal g<br>or 30 dB if nec<br><b>M20</b> | ain boost by default is 2 essary.  MGB0 [1:0]  xx         | 20 dB; however, MBG0 [1:0] bits (Regi  | ster 0x76), allow changing the gain boost to 10 o  Default  Default: disabled                        |
| (MIC_1/2<br>Gain                  | The nominal g<br>or 30 dB if nec<br><b>M20</b> | ain boost by default is 2 essary.  MGB0 [1:0]  xx 00      | 20 dB; however, MBG0 [1:0] bits (Regi<br>Boost Gain<br>0 dB gain<br>20 dB gain | ster 0x76), allow changing the gain boost to 10 o  Default  Default: disabled                        |
| (MIC_1/2<br>Gain                  | The nominal g or 30 dB if nec  M20  0  1  1    | ain boost by default is 2 essary.  MGB0 [1:0]  xx  00  01 | Boost Gain 0 dB gain 20 dB gain 10 dB gain Mute                                | ster 0x76), allow changing the gain boost to 10 o  Default  Default: disabled                        |

### LINE\_IN VOLUME (REGISTER 0x10)

This register controls the LINE\_IN gain and mute to the analog mixer section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB. This does not control the record ADC gain (see Register 0x1C).

| Reg  | Name              | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7 | D6 | D5 | D4  | D3  | D2  | D1  | D0  | Default |
|------|-------------------|-----|-----|-----|-----|-----|-----|-----|-----|----|----|----|-----|-----|-----|-----|-----|---------|
| 0x10 | Line In<br>Volume | LM  | Х   | Х   | LV4 | LV3 | LV2 | LV1 | LV0 | RM | х  | х  | RV4 | RV3 | RV2 | RV1 | RV0 | 0x8888  |

#### Table 80.

| Register                     | Function                  |                           |  |                                       |
|------------------------------|---------------------------|---------------------------|--|---------------------------------------|
| L/RV [4:0]<br>(Left/Right    | Controls the represents - |                           | of this input to the analog mixer from +12 dB to | o –34.5 dB. The least significant bit |
| Volume)                      | L/RM                      | L/RV [4:0]                | Function   | Default                               |
|                              | 0                         | 0 0000                    | 12 dB gain                                       |                                       |
|                              | 0                         | 0 1000                    | 0 dB   | Default                               |
|                              | 0                         | 1 1111                    | -34.5 dB attenuation                             |                                       |
|                              | 1                         | x xxxx                    | Muted  |                                       |
| L/RM<br>(Left/Right<br>Mute) | Mutes the le              | eft/right channels indepe | ndently.   | Default: muted (0x1)                  |
| х                            | Reserved.                 |                           | 432  | Default: 0                            |

#### **CD VOLUME (REGISTER 0x12)**

This register controls the CD gain and mute to the analog mixer section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB. This does not control the record ADC gain (see Register 0x1C).

Many operating systems will play CDs directly using the digital data from the CD tracks. This control will only affect CD audio playback if it is enabled for analog and this input is connected to the CD player analog connection.

| Reg  | Name      | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7 | D6 | D5 | D4  | D3  | D2  | D1  | D0  | Default |
|------|-----------|-----|-----|-----|-----|-----|-----|-----|-----|----|----|----|-----|-----|-----|-----|-----|---------|
| 0x12 | CD Volume | LM  | Х   | х   | LV4 | LV3 | LV2 | LV1 | LV0 | RM | Х  | Х  | RV4 | RV3 | RV2 | RV1 | RV0 | 0x8888  |

#### Table 81.

| Register                     | Function                  |                           |   |  |
|------------------------------|---------------------------|---------------------------|---|--|
| L/RV [4:0]<br>(Left/Right    | Controls the represents - |                           | of this input to the analog mixer from +12 dB | to –34.5 dB. The least significant bit |
| Volume)                      | L/RM                      | L/RV [4:0]                | Function                                      | Default                                |
|                              | 0                         | 0 0000                    | 12 dB gain                                    |  |
|                              | 0                         | 0 1000                    | 0 dB  | Default                                |
|                              | 0                         | 1 1111                    | -34.5 dB attenuation                          |  |
|                              | 1                         | x xxxx                    | Muted   |  |
| L/RM<br>(Left/Right<br>Mute) | Mutes the le              | eft/right channels indepe | ndently.                                      | Default: muted (0x1)                   |
| х                            | Reserved.                 |                           |   | Default: 0                             |

### **AUX VOLUME (REGISTER 0x16)**

This register controls the AUX\_IN gain and mute to the analog mixer section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB. This does not control the record ADC gain (see Register 0x1C).

| Reg  | Name   | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7 | D6 | D5 | D4  | D3  | D2  | D1  | D0  | Default |
|------|--------|-----|-----|-----|-----|-----|-----|-----|-----|----|----|----|-----|-----|-----|-----|-----|---------|
| 0x16 | AUX    | LM  | х   | х   | LV4 | LV3 | LV2 | LV1 | LV0 | RM | Х  | Х  | RV4 | RV3 | RV2 | RV1 | RV0 | 0x8888  |
|      | Volume |     |     |     |     |     |     |     |     |    |    |    |     |     |     |     |     |         |

#### Table 82.

| Register                     | Function                  |                           |  |                                   |
|------------------------------|---------------------------|---------------------------|--|-----------------------------------|
| L/RV [4:0]<br>(Left/Right    | Controls the represents - |                           | of this input to the analog mixer from $+12 \text{ dB to } -3$ | 4.5 dB. The least significant bit |
| Volume)                      | L/RM                      | L/RV [4:0]                | Function   | Default                           |
|                              | 0                         | 0 0000                    | 12 dB gain   |                                   |
|                              | 0                         | 0 1000                    | 0 dB   | Default                           |
|                              | 0                         | 1 1111                    | -34.5 dB attenuation   |                                   |
|                              | 1                         | x xxxx                    | Mute   |                                   |
| L/RM<br>(Left/Right<br>Mute) | Mutes the le              | eft/right channels indepe | endently.  | Default: muted (0x1)              |
| х                            | Reserved.                 |                           |  | Default: 0                        |

### FRONT DAC VOLUME (REGISTER 0x18)

This register controls the front DAC gain and mute to the analog mixer section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB.

| Reg  | Name      | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7 | D6 | D5 | D4  | D3  | D2  | D1  | D0  | Default |
|------|-----------|-----|-----|-----|-----|-----|-----|-----|-----|----|----|----|-----|-----|-----|-----|-----|---------|
| 0x18 | Front DAC | LM  | х   | Х   | LV4 | LV3 | LV2 | LV1 | LV0 | RM | Х  | Х  | RV4 | RV3 | RV2 | RV1 | RV0 | 0x8888  |
|      | Volume    |     |     |     |     |     |     |     |     |    |    |    |     |     |     |     |     |         |

#### Table 83.

| Register                          | Function                   |                         |  |                                       |
|-----------------------------------|----------------------------|-------------------------|--|---------------------------------------|
| L/RV [4:0]<br>(Left/Right Volume) | Controls the bit represent |                         | s of this input to the analog mixer from +12 | dB to –34.5 dB. The least significant |
|                                   | L/RM                       | L/RV [4:0]              | Function                                     | Default                               |
|                                   | 0                          | 0 0000                  | +12 dB gain                                  |                                       |
|                                   | 0                          | 0 1000                  | 0 dB   | Default                               |
|                                   | 0                          | 1 1111                  | -34.5 dB attenuation                         |                                       |
|                                   | 1                          | x xxxx                  | Mute   |                                       |
| L/RM<br>(Left/Right Mute)         | Mutes the le               | ft/right channels indep | endently.                                    | Default: muted (0x1)                  |
| Х                                 | Reserved.                  |                         |  | Default: 0                            |

# **ADC SELECT (REGISTER 0x1A)**

This register selects the record source for the ADC, independently for the right and left channels. The default value is 0x00000, which corresponds to the MIC\_1/2 input for both channels.

| Reg  | Name          | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7 | D6 | D5 | D4 | D3 | D2  | D1  | D0  | Default |
|------|---------------|-----|-----|-----|-----|-----|-----|-----|-----|----|----|----|----|----|-----|-----|-----|---------|
| 0x1A | ADC<br>Select | х   | Х   | х   | х   | х   | LS2 | LS1 | LS0 | х  | х  | х  | х  | х  | RS2 | RS1 | RS0 | 0x0000  |

#### Table 84.

| Register              | LS [2:0] | Left Record Source            | Function |
|-----------------------|----------|-------------------------------|----------|
| LS [2:0]              | 000      | MIC_1/2 selector left channel | Default  |
| (Left Record Select)  | 001      | CD_IN                         | Left     |
|                       | 010      | Muted                         | -        |
|                       | 011      | AUX_IN                        | Left     |
|                       | 100      | LINE_IN                       | Left     |
|                       | 101      | Stereo output mix             | Left     |
|                       | 110      | Mono output mix               | Mono     |
|                       | 111      | PHONE_IN                      | Mono     |
| RS [2:0]              | RS [2:0] | Right Record Source           |          |
| (Right Record Select) | 000      | MIC_1/2 selector left channel | Default  |
|                       | 001      | CD_IN                         | Right    |
|                       | 010      | Muted                         | -        |
|                       | 011      | AUX_IN                        | Right    |
|                       | 100      | LINE_IN                       | Right    |
|                       | 101      | Stereo output mix             | Right    |
|                       | 110      | Mono output mix               | Mono     |
|                       | 111      | PHONE_IN                      | Mono     |

**Table 85. Microphone Selector** 

| 14010 001 1/1          | Table 63. Microphone Selector |                    |                 |                              |                                    |  |  |  |  |  |
|------------------------|-------------------------------|--------------------|-----------------|------------------------------|------------------------------------|--|--|--|--|--|
| OMS [2:0] <sup>1</sup> | MMIX <sup>2</sup>             | 2CMIC <sup>3</sup> | MS <sup>4</sup> | Left Channel⁵                | Right Channel                      |  |  |  |  |  |
| 000                    | 0                             | 0                  | 0               |                              | MIC_1 (default)                    |  |  |  |  |  |
| 000                    | 0                             | 0                  | 1               |                              | MIC_2                              |  |  |  |  |  |
| 000                    | 0                             | 1                  | 0               | MIC_1                        | MIC_2                              |  |  |  |  |  |
| 000                    | 0                             | 1                  | 1               | MIC_2                        | MIC_1                              |  |  |  |  |  |
| 000                    | 1                             | х                  | х               |                              | $MIC_1 + MIC_2$ (mixed)            |  |  |  |  |  |
| 001                    | 0                             | 0                  | 0               |                              | LINE_IN left                       |  |  |  |  |  |
| 001                    | 0                             | 0                  | 1               |                              | LINE_IN right                      |  |  |  |  |  |
| 001                    | 0                             | 1                  | 0               | LINE_IN left                 | LINE_IN right                      |  |  |  |  |  |
| 001                    | 0                             | 1                  | 1               | LINE_IN right                | LINE_IN left                       |  |  |  |  |  |
| 001                    | 1                             | х                  | х               | Line in—left + right (mixed) |                                    |  |  |  |  |  |
| 01x                    | 0                             | 0                  | 0               |                              | CENTER                             |  |  |  |  |  |
| 01x                    | 0                             | 0                  | 1               |                              | LFE                                |  |  |  |  |  |
| 01x                    | 0                             | 1                  | 0               | CENTER                       | LFE                                |  |  |  |  |  |
| 01x                    | 0                             | 1                  | 1               | LFE                          | CENTER                             |  |  |  |  |  |
| 01x                    | 1                             | х                  | х               |                              | CENTER + LFE (mixed)               |  |  |  |  |  |
| 100                    | 0                             | 0                  | 0               |                              | MIC_1 + CENTER (mixed)             |  |  |  |  |  |
| 100                    | 0                             | 0                  | 1               | MIC_2 + LFE (mixed)          |                                    |  |  |  |  |  |
| 100                    | 0                             | 1                  | 0               | MIC_1 + CENTER (mixed)       | MIC_2 + LFE (mixed)                |  |  |  |  |  |
| 100                    | 0                             | 1                  | 1               | MIC_2 + LFE (mixed)          | MIC_1 + CENTER (mixed)             |  |  |  |  |  |
| 100                    | 1                             | Х                  | Х               | MI                           | C_1 + MIC_2 + CENTER + LFE (mixed) |  |  |  |  |  |

| OMS [2:0] <sup>1</sup> | MMIX <sup>2</sup> | 2CMIC <sup>3</sup> | MS <sup>4</sup> | Left Channel⁵   | Right Channel                 |  |  |  |  |
|------------------------|-------------------|--------------------|-----------------|---|-------------------------------|--|--|--|--|
| 101                    | 0                 | 0                  | 0               | MIC_1 + LINE  | _IN left (mixed)              |  |  |  |  |
| 101                    | 0                 | 0                  | 1               | MIC_2 + LINE_   | _IN right (mixed)             |  |  |  |  |
| 101                    | 0                 | 1                  | 0               | MIC_1 + LINE_IN left (mixed)  | MIC_2 + LINE_IN right (mixed) |  |  |  |  |
| 101                    | 0                 | 1                  | 1               | MIC_2 + LINE_IN right (mixed)   | MIC_1 + LINE_IN left (mixed)  |  |  |  |  |
| 101                    | 1                 | х                  | x               | MIC_1 + MIC_2 + LINE_I  | N left + LINE right (mixed)   |  |  |  |  |
| 110                    | 0                 | 0                  | 0               | LINE_IN left +  | CENTER (mixed)                |  |  |  |  |
| 110                    | 0                 | 0                  | 1               | LINE_IN right + LFE (mixed)   |                               |  |  |  |  |
| 110                    | 0                 | 1                  | 0               | LINE_IN left + CENTER (mixed)   | LINE_IN right + LFE (mixed)   |  |  |  |  |
| 110                    | 0                 | 1                  | 1               | LINE_IN right + LFE (mixed)   | LINE_IN left + CENTER (mixed) |  |  |  |  |
| 110                    | 1                 | х                  | x               | LINE_IN left + LINE_IN rig  | ht + CENTER + LFE (mixed)     |  |  |  |  |
| 111                    | 0                 | 0                  | 0               | MIC_1 + LINE_IN le  | eft + CENTER (mixed)          |  |  |  |  |
| 111                    | 0                 | 0                  | 1               | MIC_2 + LINE_IN   | right + LFE (mixed)           |  |  |  |  |
| 111                    | 0                 | 1                  | 0               | MIC_1 + LINE_IN left + CENTER (mixed)                                     |                               |  |  |  |  |
| 111                    | 0                 | 1                  | 1               | MIC_2 + LINE_IN right + LFE (mixed) MIC_1 + LINE_IN left + CENTER (mixed) |                               |  |  |  |  |
| 111                    | 1                 | х                  | x               | MIC_1 + MIC_2 + LINE_IN left + LINE_IN right + CENTER + LFE (mixed)       |                               |  |  |  |  |

<sup>&</sup>lt;sup>1</sup> To select the alternate pins as a microphone source, see the OMS [2:0] bit (Register 0x74).

# **ADC VOLUME (REGISTER 0x1C)**

This register controls the mute and gain of the ADC record path. The volume register contains four bits, generating 16 volume steps of 1.5 dB each for a range of 0 dB to 22.5 dB.

| Reg  | Name       | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7 | D6 | D5 | D4 | D3  | D2  | D1  | D0  | Default |
|------|------------|-----|-----|-----|-----|-----|-----|-----|-----|----|----|----|----|-----|-----|-----|-----|---------|
| 0x1C | ADC Volume | LM  | x   | X   | х   | LV3 | LV2 | LV1 | LV0 | RM | Х  | х  | Х  | RV3 | RV2 | RV1 | RV0 | 0x8080  |

### Table 86.

| Register                  | Function                   |                             |  |   |
|---------------------------|----------------------------|-----------------------------|--|---|
| L/RV [4:0]<br>(Left/Right | Controls the represents 1. |                             | his input to the analog mixer from 0 d | B to 22.5 dB. The least significant bit |
| Volume)                   | L/RM                       | L/RV [3:0]                  | Function                               | Default                                 |
|                           | 0                          | 0000                        | 0 dB                                   | Default                                 |
|                           | 0                          | 1000                        | 12.0 dB gain                           |   |
|                           | 0                          | 1111                        | 22.5 dB gain                           |   |
|                           | 1                          | XXXX                        | Muted                                  |   |
| L/RM<br>(Left/Right Mute) | Mutes the le               | ft/right channels independe | ntly.                                  | Default: muted (0x1)                    |
| Х                         | Reserved.                  |                             |  | Default: 0                              |

<sup>&</sup>lt;sup>2</sup> To mix the left/right MIC channels, see MMIX bit (Register 0x7A).

<sup>&</sup>lt;sup>3</sup> For dual MIC recording, see 2CMIC bit (Register 0x76) to enable simultaneous recording into L/R channels.

<sup>&</sup>lt;sup>4</sup> To swap left/right MIC channels, see the MS bit (Register 0x20) for MIC\_1/2 selection.

<sup>&</sup>lt;sup>5</sup> The MONO\_OUT pin can be connected to the left channel of the microphone selector and is affected by these bits

# **GENERAL-PURPOSE (REGISTER 0x20)**

This register should be read before writing to generate a mask for only the bit(s) that need to be changed.

| Reg  | Name     | D15 | D14 | D13 | D12 | D11   | D10   | D9  | D8 | D7   | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Default |
|------|----------|-----|-----|-----|-----|-------|-------|-----|----|------|----|----|----|----|----|----|----|---------|
| 0x20 | General- | Х   | Х   | Х   | Х   | DRSS1 | DRSS0 | MIX | MS | LPBK | Х  | Х  | Х  | Х  | Х  | Х  | Х  | 0x0000  |
|      | Purpose  |     |     |     |     |       |       |     |    |      |    |    |    |    |    |    |    |         |

#### Table 87.

| Register                           | Function           |  | Default                       |
|------------------------------------|--------------------|--|-------------------------------|
| LPBK<br>(Loop-<br>Back<br>Control) |                    | he digital internal loop back from the ADC to the front DAC. This feature is normally used for bleshooting. See LBKS bit in Register 0x74 for changing the loop back path to use the ENTER/LFE DACs.           | Default:<br>disabled<br>(0x0) |
| MS<br>(MIC<br>Select)              | input goes into th | ion with OMS [2:0] (0x74 D10:08]), 2CMIC (0x76 D06) and MMIX (0x7A D02). Selects which MIC he ADC0 record selector's MIC channel inputs. When set, this bit swaps the left and right mono output audio source. |                               |
| MIX                                | MIX                | Mono Output Connection   |                               |
| (Mono<br>Output<br>Select)         | 0                  | MIX—Connected to the mono mixer output. MIC—Connected to the left channel of the MIC selector and swap.  | Default                       |
| DRSS [1:0]<br>(Double              |                    | ecify the slots for the $n+1$ sample outputs. PCM L $(n+1)$ and PCM R $(n+1)$ data are by default ut Slots 10 and 11.  |                               |
| Rate Slot                          | DRSS [1:0]         | Function   |                               |
| Select)                            | 00                 | PCM L, R (n+1) data is on Slots 10 and 11 Default  |                               |
|                                    | 01                 | PCM L, R (n+1) data is on Slots 7 and 8  |                               |
|                                    | 1x                 | Reserved   |                               |
| Х                                  | Reserved.          |  | Default: 0                    |

# **AUDIO INT AND PAGING (REGISTER 0x24)**

This register controls the audio interrupt and register paging mechanisms.

| Reg | Name                    | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3  | D2  | D1  | D0  | Default |
|-----|-------------------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|-----|-----|-----|-----|---------|
|     | Audio Int and<br>Paging | 14  | 13  | 12  | l1  | 10  | х   | х  | Х  | Х  | Х  | Х  | Х  | PG3 | PG2 | PG1 | PG0 | 0xxx00  |

### Table 88.

| Register                                    | Function   |  |                                     |  |  |  |  |  |
|---|--|--|-------------------------------------|--|--|--|--|--|
| PG [3:0]<br>(Page Selector<br>(Read/Write)) | select vendor-speci<br>software can deterr<br>back does not mate | to select a descriptor of 16 word pages between Registers 0x60 to 0x6F. A value fic space to maintain compatibility with AC '97 Revision 2.2 vendor specific regist mine implemented pages by writing the page number and reading the value bacth the value written, the page is not implemented. All implemented pages must to 0x2 cannot be implemented without Page 0x1). | ers. System<br>k. If the value read |  |  |  |  |  |
|   | PG [3:0]   | Addressing Page Selection  | Default                             |  |  |  |  |  |
|   | 000 (Page 0)   | Page 0 (vendor) registers  | Default                             |  |  |  |  |  |
|   | 001 (Page 1)   | Page ID 01, registers defined in AC '97, Revision 2.3  |                                     |  |  |  |  |  |
|   | Page 0x–0xF  | Reserved   |                                     |  |  |  |  |  |
| IO<br>(Interrupt Enable<br>(Read/Write))    | Slot 12—GPI function infrastructure. In the                      | t unmask the interrupt unless the AC '97 controller ensures that no conflict is posonality. AC '97 Revision 2.2-compliant controllers will not likely support audio cocat case, software can poll the interrupt status after initiating a sense cycle and was fined by software) to determine if an interrupting event has occurred.   | dec interrupt                       |  |  |  |  |  |
|   | 10   | Interrupt Mask Status  |                                     |  |  |  |  |  |
|   | 0  | Interrupt generation is masked   | Default                             |  |  |  |  |  |
|   | 1  | Interrupt generation is unmasked   |                                     |  |  |  |  |  |

| Register                            | Function               |  |                          |                  |                                    |  |  |  |  |  |  |  |
|-------------------------------------|------------------------|--|--------------------------|------------------|------------------------------------|--|--|--|--|--|--|--|
| I1<br>(Sense Cycle<br>(Read/Write)) |                        | oit causes a sense cycle start if su<br>lle. The data in the sense result re   |                          |                  |                                    |  |  |  |  |  |  |  |
|                                     | l1                     | Read   |                          |                  | Write                              |  |  |  |  |  |  |  |
|                                     | 0                      | Sense cycle completed (or not  | initiated)               | Default          | Aborts sense cycle (if in process) |  |  |  |  |  |  |  |
|                                     | 1                      | Sense cycle still in process Initiate sense cycle  |                          |                  |                                    |  |  |  |  |  |  |  |
|                                     | event(s). If the Inter | cate the cause(s) of an interrupt.<br>Trupt Status (Bit I4) is set, one or I<br>these bits back to zero when th  | ooth of these bits mus   | t be set to indi |                                    |  |  |  |  |  |  |  |
| I [3:2]                             | I2 Interrupt Status    |  |                          |                  |                                    |  |  |  |  |  |  |  |
| (Interrupt Cause                    | 0                      | Sense status has not changed (did not cause interrupt). Default  |                          |                  |                                    |  |  |  |  |  |  |  |
| (RO))                               | 1                      | Sense cycle completed or new   | sense information is a   | available        |                                    |  |  |  |  |  |  |  |
|                                     | 13                     |  |                          |                  |                                    |  |  |  |  |  |  |  |
|                                     | 0                      | GPIO status change did not ca  | use interrupt            |                  |                                    |  |  |  |  |  |  |  |
|                                     | 1                      | GPIO status change caused in   | errupt                   |                  |                                    |  |  |  |  |  |  |  |
| (Interrupt Status                   | enable (I0) status. A  | leared by writing a 1 to this bit. To interrupt in the GPI in Slot 12 in the GPI in Slot 12 in the state of 12 in Slot 12 in the state of 12 in Slot 12 in | n the AC link will follo | w this bit chan  | ge when interrupt enable (I0)      |  |  |  |  |  |  |  |
| (Read/Write))                       | is unmasked. II this   | bit is set, one or both of I3 or I2  | nust be set to indicate  | e the interrupt  | Write                              |  |  |  |  |  |  |  |
|                                     | 0                      | Interrupt clear  | 16 D                     | Default          |                                    |  |  |  |  |  |  |  |
|                                     | 1                      | Interrupt generated  | -01                      | Delault          | No operation Clears interrupt      |  |  |  |  |  |  |  |
| X                                   | Reserved.              | interrupt generated  |                          |                  | Default: 0                         |  |  |  |  |  |  |  |

# POWER-DOWN CTRL/STAT (REGISTER 0x26)

The ready bits are read only; writing to REF, ANL, DAC, and ADC has no effect. These bits indicate the status for the AD1986A subsections. If the bit is 1 then that subsection is ready. 'Ready' is defined as the subsection able to perform in its nominal state.

| Reg  | Name                        | D15  | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7 | D6 | D5 | D4 | D3  | D2  | D1  | D0  | Default |
|------|-----------------------------|------|-----|-----|-----|-----|-----|-----|-----|----|----|----|----|-----|-----|-----|-----|---------|
| 0x26 | Power-<br>Down<br>Ctrl/Stat | EAPD | PR6 | PR5 | PR4 | PR3 | PR2 | PR1 | PR0 | Х  | Х  | Х  | Х  | REF | ANL | DAC | ADC | 0x000x  |

### Table 89.

| Register                     | ADC | ADC Status   |
|------------------------------|-----|--|
| ADC (RO)                     | 0   | ADC not ready  |
| (ADC Section<br>Status (RO)) | 1   | ADC sections ready to transmit data                  |
| ADC (RO)                     | DAC | Front DAC Status                                     |
| ((Front DAC                  | 0   | ADC not ready  |
| Status (RO))                 | 1   | ADC sections ready to transmit data                  |
| ANL (RO)                     | ANL | Analog Status  |
| (Analog                      | 0   | Analog amplifiers, attenuators, and mixers not ready |
| Amplifiers, Attenuators and  | 1   | Analog amplifiers, attenuators, and mixers ready     |
| Mixers Status                |     |  |
| (RO))                        |     |  |

| Register                                  | ADC                               | ADC Status  |                                 |
|---|-----------------------------------|---|---------------------------------|
| REF (RO)                                  | VREF_OUT pin                      | output states controlled by the CVREF, MVREF, and LVREF controls in Re  | gister 0x70.                    |
| (Voltage                                  | REF                               | VREF Status   |                                 |
| References, V <sub>REF</sub> and VREF_OUT | 0                                 | Voltage References, VREF and VREF_OUT not ready.  |                                 |
| status (read<br>only))                    | 1                                 | Voltage References, VREF, and VREF_OUT up to nominal level.   |                                 |
| PR0                                       |                                   | put selectors' power down: clearing this bit enables VREF regardless of t<br>Cs and input muxes powered on (0x0).   | he state of PR3.                |
| PR1                                       |                                   | wer-down. Also powers down the EQ circuitry. Clearing this bit enables \textsquare I DACs and EQ powered on (0x0).  | /REF regardless of the state of |
| PR2                                       |                                   | ower-down. (valid if PR7 = 0). I mixer powered on (0x0).  |                                 |
| PR3                                       | are not powere                    | REF_OUT pins power-down. May be used in combination with PR2 or by ed down, setting this bit will have no effect on the VREF and will only povered on (0x0).  |                                 |
| PR4                                       | must be allowe<br>PR4 bit control | ce power-down. The reference and the mixer can be either up or down, ed to run to completion before PR5 and PR4 are both set. In multiple-cod is the slave codec. In the slave codec the PR4 bit has no effect except to except the except the except the except to except the except to except the except | ec systems, the master codec's  |
| PR5                                       | and the mixer of and PR4 are bo   | disabled. ect unless all ADCs, DACs, and the AC-Link are powered down (for examp<br>can be either up or down, but all power-up sequences must be allowed t<br>th set. In multiple codec systems, the master codec's PR5 controls the sla<br>he master's PR5 bit is clear. Default: internal clocks enabled (0x0).   | to run to completion before PR5 |
| PR6                                       |                                   | he headphone amplifiers.<br>p powered on (0x0).   |                                 |
| EAPD                                      | EAPD                              | EAPD Pin Status   |                                 |
|   | 0                                 | Sets the EAPD pin low, enabling an external power amplifier. Sets the EAPD pin high, shutting the external power amplifier off.   | Default                         |
| Х   | Reserved.                         |   | Default: 0                      |

# **EXTENDED AUDIO ID (REGISTER 0x28)**

The extended audio ID register identifies which extended audio features are supported. A nonzero extended audio ID value indicates one or more of the extended audio features are supported.

| Reg  | Name           | D15 | D14 | D13 | D12 | D11  | D10  | D9   | D8   | D7   | D6   | D5   | D4   | D3 | D2   | D1  | D0  | Default |
|------|----------------|-----|-----|-----|-----|------|------|------|------|------|------|------|------|----|------|-----|-----|---------|
| 0x28 | Ext'd Audio ID | ID1 | ID0 | х   | Χ   | REV1 | REV0 | AMAP | LDAC | SDAC | CDAC | DSA1 | DSA0 | х  | SPDF | DRA | VRA | 0x0BC7  |

### Table 90.

| Register   | Description      |                |         | Setting | Function    |                                      |               |         |  |  |  |
|------------|------------------|----------------|---------|---------|-------------|--------------------------------------|---------------|---------|--|--|--|
| VRA (RO)   | Variable rate PC | M audio: read  | only    | = 1     | Variable ra | Variable rate PCM audio supported    |               |         |  |  |  |
| SPDIF (RO) | SPDIF support:   | read only      |         | = 1     | SPDIF trans | SPDIF transmitter supported (IEC958) |               |         |  |  |  |
| DRA (RO)   | Double rate aud  | dio: read only |         | = 1     | Double rat  | e audio sup                          | ported for DA | C0 L/R  |  |  |  |
| DSA [1:0]  | DAC slot assign  | ment (read/w   | rite)   |         | •           |                                      |               |         |  |  |  |
|            |                  | Fr             | ont DAC | Surro   | und DAC     | С                                    | /LFE DAC      | Default |  |  |  |
|            | DSA [1:0]        | Left           | Right   | Left    | Right       | Left                                 | Right         |         |  |  |  |
|            | 00               | 3              | 4       | 7       | 8           | 6                                    | 9             | Default |  |  |  |
|            | 01               | 7              | 8       | 6       | 9           | 10                                   | 11            |         |  |  |  |
|            | 10               | 6              | 9       | 10      | 11          | 3                                    | 4             |         |  |  |  |
|            | 11               | 10             | 11      | 3       | 4           | 7                                    | 8             |         |  |  |  |

| Register       | Description                    | Setting | Function                                |
|----------------|--------------------------------|---------|---|
| CDAC (RO)      | PCM CENTER DAC: read only      | = 1     | PCM center DAC supported                |
| SDAC (RO)      | PCM Surround DAC: read only    | = 1     | CM Surround DACs supported              |
| LDAC (RO)      | PCM LFE DAC: read only         | = 1     | PCM LFE DAC supported                   |
| AMAP (RO)      | Slot DAC mappings: read only   | = 1     | Codec ID based slot/DAC mappings        |
| REV [1:0] (RO) | AC97 version: read only        | = 10    | Codec is AC '97, Revision 2.3-compliant |
| ID [1:0] (RO)  | Codec configuration: read only | = 00    | Primary AC '97                          |
| Х              | Reserved                       |         | Default: 0                              |

# **EXT'D AUDIO STAT/CTRL (REGISTER 0x2A)**

The extended audio status and control register is a read/write register that provides status and control of the extended audio features.

| Reg  | Name                  | D15 | D14 | D13 | D12 | D11 | D10  | D9 | D8   | D7   | D6   | D5    | D4    | D3 | D2    | D1  | D0  | Default |
|------|-----------------------|-----|-----|-----|-----|-----|------|----|------|------|------|-------|-------|----|-------|-----|-----|---------|
| 0x2A | Ext'd Audio Stat/Ctrl | х   | х   | PRK | PRJ | PRI | SPCV | х  | LDAC | SDAC | CDAC | SPSA1 | SPSA0 | х  | SPDIF | DRA | VRA | 0x0xx0  |

### Table 91.

| Register                      | Function   | A.  |   |
|-------------------------------|--|---|---|
| VRA                           | Enables variabl  | e rate audio mode. Enables sample rate registers and SLOTREQ signaling.   |   |
| (Variable Rate                | VRA  | VRA State   | Default   |
| Audio)                        | 0  | Disabled, sample rate 48 kHz for all ADCs and DACs  | Default   |
|                               | 1  | Enabled, ADCs and DACs can be set to variable sample rates  |   |
| DRA<br>(Double Rate<br>Audio) | conjunction wi<br>PCM front sam<br>DACs (surround<br>determined by | es double-rate audio mode in which data from PCM L and PCM R in Output Slots th PCM L (n + 1) and PCM R (n + 1) data to provide DAC streams at twice the sample rate control register. When using the double rate audio, only the front DACs d, center, and LFE) are automatically powered down. The slot that contains the a the DRSS [1:0] bits (0x20 D [11:10]). Note that DRA can be used without VRA, in value of the DRA = 1. | nple rate designated by the<br>are supported and all other<br>dditional data is |
|                               | DRA  | DRA State   | Default   |
|                               | 0  | Disabled, DACs sample at the programmed rate  | Default   |
|                               | 1  | Enabled, DACs sample at twice (2×) the programmed rate  |   |
| SPDIF                         | SPDIF transmit   | ter subsy <mark>ste</mark> m enable/disable bit (read/write).   |   |
|                               | high, if the SPD<br>pulled high at p                               | used to validate that the SPDIF transmitter output is actually enabled. The SPDIF<br>of pin (48) is pulled down at power-up enabling the codec transmitter logic. If the<br>power-up, the transmitter logic is disabled and therefore this bit returns a low, ir<br>ot available. This bit must always be read back, to verify that the SPDIF transmiti   | ne SPDIF pin is floating or ndicating that the SPDIF                            |
|                               | SPDIF  | Function  |   |
|                               | 0  | Disables the S/PDIF transmitter   | Default   |
|                               | 1  | Enables the S/PDIF transmitter  |   |
|                               | AC '97 Revision  | 2.2 AMAP-compliant default SPDIF slot assignments.  |   |
| SPSA [1:0]                    | SPSA [1:0]   | S/PDIF Slot Assignment  |   |
| (SPDIF Slot                   | 00   | 3 and 4   | Default   |
| Assignment<br>Bits:           | 01   | 7 and 8   |   |
| (Read/Write))                 | 10   | 6 and 9   |   |
|                               | 11   | 10 and 11   |   |
| CDAC (RO)                     | CDAC   | Center DAC Status   |   |
| (Center DAC                   | 0  | Center DAC not ready  |   |
| Status)                       | 1  | Center DAC section ready to receive data  |   |
|                               | 0  | Surround DAC not ready  |   |
|                               | 1  | Surround DAC section ready to receive data  |   |
| LDAC (RO)                     | LDAC   | LFE DAC Status  |   |
| (LFE DAC                      | 0  | LFE DAC not ready   |   |
| Status)                       | 1  | LFE DAC section ready to receive data   |   |
| SPCV (RO)                     | Indicates the st   | atus of the SPDIF transmitter subsystem, enabling the driver to determine if the  | currently programmed  |

| Register             | Function      |   |             |
|----------------------|---------------|---|-------------|
| (SPDIF               | SPDIF config  | uration is supported. SPCV is always valid, independent of the SPDIF enable I | bit status. |
| Configuration        | SPCV          | S/PDIF Configuration Status   |             |
| Valid)               | 0             | Invalid SPDIF configuration (SPSA, SPSR, DAC slot rate, DRS)                  |             |
|                      | 1             | Valid SPDIF configuration   |             |
| PRI                  | Actual status | reflected in the CDAC (0x3A D06) bit.   |             |
| (Center DAC          | PRI           | CENTER DAC Power Status   |             |
| Power-Down)          | 0             | Power on center DAC   | Default     |
|                      | 1             | Power down center DAC   |             |
| PRJ                  | Actual status | reflected in the SDAC bit.  |             |
| (Surround            | PRJ           | Surround DACs Power Control   |             |
| DACs Power-<br>Down) | 0             | Power on surround DACs  | Default     |
| DOWII)               | 1             | Power down surround DACs  |             |
| PRK                  | Actual status | reflected in the LDAC bit.  |             |
| (LFE DAC             | PRK           | LFE DACs Power Control  |             |
| Power-Down)          | 0             | Power on LFE DAC  | Default     |
|                      | 1             | Power down LFE DAC  |             |
| х                    | Reserved.     | 4,20  | Default: 0  |

FRONT DAC PCM RATE (REGISTER 0x2C)

This read/write sample rate control register contains 16-bit unsigned value, representing the rate of operation in Hz. If the VRA bit  $(0x2A\ D00)$  is 0 this register is forced to 48 kHz (0xBB80). If VRA is 1, this register can be programmed with the actual sample rate.

To use 96 kHz in AC'97 mode set the double rate audio (DRA) bit (0x2A D01). When using DRA in AC'97, only the front DACs are supported and all other DACs (surround, center, and LFE) are automatically powered down.

| F | Reg  | Name                  | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Default |
|---|------|-----------------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|---------|
| ( | 0x2C | Front DAC PCM<br>Rate | R15 | R14 | R13 | R12 | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 | 0xBB80  |
|   |      | nate                  |     |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |         |

### Table 92.

| Register                     | Function   |
|------------------------------|--|
| R [15:0]<br>(Sample<br>Rate) | The sampling frequency range is from 7 kHz (0x01B58) to 48 kHz (0xBB80) in 1 Hz increments. If 0 is written to VRA, then the sample rates are reset to 48 kHz. |

#### **SURROUND DAC PCM RATE (REGISTER 0x2E)**

This read/write sample rate control register contains a 16-bit unsigned value, representing the rate of operation in Hz. If the VRA bit (0x2A D00) is 0, this register is forced to 48 kHz (0xBB80). If VRA is 1, this register can be programmed with the actual sample rate.

If the DRA bit (0x2A D01) is set, the surround DAC is inoperative and automatically powered down.

| Reg  | Name                   | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Default |
|------|------------------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|---------|
| 0x2E | SURR_1 DAC PCM<br>Rate | R15 | R14 | R13 | R12 | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 | 0xBB80  |

#### Table 93.

| Register | Function   |
|----------|--|
| R [15:0] | The sampling frequency range is from 7 kHz (0x01B58) to 48 kHz (0xBB80) in 1 Hz increments. If zero is written to VRA then the |
| (Sample  | sample rates are reset to 48 kHz.  |
| Rate)    |  |

#### **C/LFE DAC PCM RATE (REGISTER 0x30)**

This read/write sample rate control register contains a 16-bit unsigned value, representing the rate of operation in Hz. If the VRA bit (0x2A D00) is 0 this register is forced to 48 kHz (0xBB80). If VRA is 1, this register can be programmed with the actual sample rate.

If the DRA bit (0x2A D01) is set, the C/LFE DAC is inoperative and automatically powered down.

| Reg  | Name      | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Default |
|------|-----------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|---------|
| 0x30 | C/LFE DAC | R15 | R14 | R13 | R12 | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 | 0xBB80  |
|      | PCM Rate  |     |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |         |

#### Table 94.

| Register                     | Function   | $\Delta$ |           |   |
|------------------------------|--|----------|-----------|---|
| R [15:0]<br>(Sample<br>Rate) | The sampling frequency sample rates are reset to |          | 17 kHz (1 | 0x01B58) to 48 kHz (0xBB80) in 1 Hz increments. If 0 is written to VRA then the |

#### **ADC PCM RATE (REGISTER 0x32)**

This read/write sample rate control register contains 16-bit unsigned value, representing the rate of operation in Hz. If the VRA bit (0x2A D00) is 0 (zero) this register is forced to 48 kHz (0xBB80). If VRA is 1, this register can be programmed with the actual sample rate.

| Reg  | Name      | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Default |
|------|-----------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|---------|
| 0x32 | ADC 0 PCM | R15 | R14 | R13 | R12 | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 | 0xBB80  |
|      | Rate      |     |     |     |     |     |     |    |    |    |    |    |    |    |    |    |    |         |

#### Table 95.

| Register | Function  |
|----------|---|
| R [15:0] | The sampling frequency range is from 7 kHz (0x01B58) to 48 kHz (0xBB80) in 1 Hz increments. If 0 is written to VRA then the |
| (Sample  | sample rates are reset to 48 kHz.   |
| Rate)    |   |

### **C/LFE DAC VOLUME (REGISTER 0x36)**

This register controls the CENTER/LFE DAC gain and mute to the output selector section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB.

Note that the left/right association of the center and LFE channels can be swapped at the codec outputs by setting the CSWP bit in Register 0x74. These controls remain unchanged regardless of the state of CSWP.

| Reg Naı         | me D | )15 | D14 | D13 | D12  | D11  | D10  | D9   | D8   | D7   | D6 | D5 | D4   | D3   | D2   | D1   | D0   | Default |
|-----------------|------|-----|-----|-----|------|------|------|------|------|------|----|----|------|------|------|------|------|---------|
| 0x36 C/L<br>DAG |      | FEM | X   | х   | LFE4 | LFE3 | LFE2 | LFE1 | LFE0 | CNTM | Х  | Х  | CNT4 | CNT3 | CNT2 | CNT1 | CNT0 | 0x8888  |

#### Table 96.

| Register                     | Function                             |           |  |                           |
|------------------------------|--------------------------------------|-----------|--|---------------------------|
| CNT [4:0]<br>(Center Volume) | Controls the gain bit represents –1. |           | the output selector section from +12.0 dB to $-34.5$ c | dB. The least significant |
|                              | CNTM                                 | CNT [4:0] | Function   | Default                   |
|                              | 0                                    | 0 0000    | +12 dB gain  |                           |
|                              | 0                                    | 0 1000    | 0 dB attenuation                                       | Default                   |
|                              | 0                                    | 1 1111    | -34.5 dB attenuation                                   |                           |
|                              | 1                                    | x xxxx    | Muted  |                           |
| CNTM<br>(Center Mute)        | Mutes the center                     | channel.  | 138 3 m.   | Default: muted (0x1)      |
| LFE [4:0]<br>(LFE Volume)    | Controls the gain represents –1.5 d  |           | output selector section from +12.0 dB to -34.5 dB.     | The least significant bit |
|                              | LFEM                                 | LFE[4:0]  | Function   |                           |
|                              | 0                                    | 0 0000    | +12 dB gain  |                           |
|                              | 0                                    | 0 1000    | 0 dB attenuation                                       | Default                   |
|                              | 0                                    | 1 1111    | -34.5 dB attenuation                                   |                           |
|                              | 1                                    | x xxxx    | Muted  |                           |
| LFEM<br>(LFE Mute)           | Mutes the LFE cha                    | nnel.     |  | Default: muted (0x1)      |
| Х                            | Reserved.                            |           |  | Default: 0                |

### **SURROUND DAC VOLUME (REGISTER 0x38)**

This register controls the surround DAC gain and mute to the output selector section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB.

| Reg  | Name            | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7 | D6 | D5 | D4  | D3  | D2  | D1  | D0  | Default |
|------|-----------------|-----|-----|-----|-----|-----|-----|-----|-----|----|----|----|-----|-----|-----|-----|-----|---------|
| 0x18 | Surround<br>DAC | LM  | Х   | Х   | LV4 | LV3 | LV2 | LV1 | LV0 | RM | х  | х  | RV4 | RV3 | RV2 | RV1 | RV0 | 0x8888  |
|      | Volume          |     |     |     |     |     |     |     |     |    |    |    |     |     |     |     |     |         |

#### Table 97.

| Register                     | Function    |   |   |                                  |
|------------------------------|-------------|---|---|----------------------------------|
| L/RV [4:0]<br>(Left/Right    |             | e left/right channel gains<br>bit represents –1.5 dB. | of this input to the output selector section from | om +12 dB to -34.5 dB. The least |
| Volume)                      | L/RM        | L/RV [4:0]  | Function  | Default                          |
|                              | 0           | 0 0000  | +12 dB gain                                       |                                  |
|                              | 0           | 0 1000  | 0 dB  | Default                          |
|                              | 0           | 1 1111  | -34.5 dB attenuation                              |                                  |
|                              | 1           | x xxxx  | Muted   |                                  |
| L/RM<br>(Left/Right<br>Mute) | Mutes the l | eft/right channels indepe                             | endently.   | Default: muted (0x1)             |
| х                            | Reserved.   |   |   | Default: 0                       |

# SPDIF CONTROL (REGISTER 0x3A)

Register 0x3A is a read/write register that controls SPDIF functionality and manages bit fields propagated as channel status (or subframe in the V-case). With the exception of V, this register should only be written to when the SPDIF transmitter is disabled (SPDIF bit in Register 0x2A is 0). This ensures that control and status information start up correctly at the beginning of SPDIF transmission.

| Reg  | Name             | D15 | D14  | D13  | D12 | D11 | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2   | D1     | D0  | Default |
|------|------------------|-----|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|--------|-----|---------|
| 0x3A | SPDIF<br>Control | ٧   | VCFG | SPSR | х   | L   | CC6 | CC5 | CC4 | CC3 | CC2 | CC1 | CC0 | PRE | COPY | /AUDIO | PRO | 20000x  |

#### Table 98.

| Register                     | Function                  |  |  |                        |  |  |  |  |  |  |
|------------------------------|---------------------------|--|--|------------------------|--|--|--|--|--|--|
| PRO                          | Indicates pro             | fessional use of the audio stream.   |  |                        |  |  |  |  |  |  |
| (Professional)               | PRO                       | State  |  | Default                |  |  |  |  |  |  |
|                              | 0                         | Consumer use of channel  |  | Default                |  |  |  |  |  |  |
|                              | 1                         | Professional use of channel  |  |                        |  |  |  |  |  |  |
| /AUDIO                       | Indicates tha             | t the data is PCM or another format (such as   | AC3).  |                        |  |  |  |  |  |  |
| (Nonaudio)                   | /AUDIO                    | State  |  |                        |  |  |  |  |  |  |
|                              | 0                         | Data in PCM format   |  | Default                |  |  |  |  |  |  |
|                              | 1                         | Data in non-PCM format   | 2_   |                        |  |  |  |  |  |  |
| COPY                         | Allows receiv             | vers to make copies of the digital data.   | 4 15 Ph  |                        |  |  |  |  |  |  |
| (Copyright)                  | COPY                      | State  | 3c 3F  |                        |  |  |  |  |  |  |
|                              | 0                         | Copyright asserted   | 3: 12  | Default                |  |  |  |  |  |  |
|                              | 1                         | Copyright not asserted   | %  |                        |  |  |  |  |  |  |
| PRE                          | Disables filte            | r pre-emphasis.  | -01  |                        |  |  |  |  |  |  |
| (Pre-emphasis)               | PRE                       | State  | 0  |                        |  |  |  |  |  |  |
|                              | 0                         | Filter pre-emphasis is 50/15 μsec  |  | Default                |  |  |  |  |  |  |
|                              | 1                         | No pre-emphasis  |  |                        |  |  |  |  |  |  |
| CC [6:0]<br>(Category Code)  |                           | according to IEC standards, or as appropria  |  |                        |  |  |  |  |  |  |
| L<br>(Generation Level)      | Programmed                | d according to IEC standards, or as appropria  | te.  |                        |  |  |  |  |  |  |
| SPSR                         | Chooses bet               | ween 4 <mark>8.0 kHz and 44.1 kHz S/PDIF transmit</mark>   | ter rate.  |                        |  |  |  |  |  |  |
| (SPDIF Transmit              | SPSR                      | Transmit Sample Rate   |  |                        |  |  |  |  |  |  |
| Sample Rate)                 | 0                         | 44.1 kHz   |  |                        |  |  |  |  |  |  |
|                              | 1                         | 48.0 kHz   |  | Default                |  |  |  |  |  |  |
| VCFG<br>(Validity Force Bit) |                           | ed, this bit forces the SPDIF stream validity fl<br>215) in Register 0x3A (SPDIF control register) | ag (Bit 28 within each SPDIF L/R subframe) to .    | be controlled by the   |  |  |  |  |  |  |
|                              | VCFG                      | V  | Validity Bit State                                 | Reset Default: 0       |  |  |  |  |  |  |
|                              | 0                         | 0  | Managed by codec error detection logic             | Default                |  |  |  |  |  |  |
|                              | 0                         | 1  | Forced high, indicating subframe data is invalid   |                        |  |  |  |  |  |  |
|                              | 1                         | 0  | Forced low, indicating subframe data is valid      |                        |  |  |  |  |  |  |
|                              | 1                         | 1  | Forced high, indicating subframe data is invalid   |                        |  |  |  |  |  |  |
| V                            |                           |  | h SPDIF L/R subframe) and enables the SPDIF        |                        |  |  |  |  |  |  |
| (Validity)                   | connection (invalid). See | luring error or mute conditions. Note that the VCFG bit description.                               | e VCFG bit (0x3A D14) will force the validity fla  | ag high (valid) or low |  |  |  |  |  |  |
|                              | V                         | State  |  |                        |  |  |  |  |  |  |
|                              | 0                         | Each SPDIF subframe (L+R) has Bit 28 set to 1 Default  |  |                        |  |  |  |  |  |  |
|                              |                           | This tags both samples as invalid  |  |                        |  |  |  |  |  |  |
|                              | 1                         | Each SPDIF subframe (L+R) has Bit 28   | set to 0 for valid data and 1 for invalid data (er | ror condition)         |  |  |  |  |  |  |
| Х                            | Reserved.                 | ·  |  | Default: 0             |  |  |  |  |  |  |

### **EQ CONTROL REGISTER (REGISTER 0x60)**

Register 0x60 is a read/write register that controls equalizer function and data setup. The register also contains the biquad and coefficient address pointer, which is used in conjunction with the EQ data register (0x78) to set up the equalizer coefficients. The reset default disables the equalizer function until the coefficients can be properly set up by the software and sets the symmetry bit to allow equal coefficients for left and right channels.

| Reg  | Name    | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7  | D6  | D5   | D4   | D3   | D2   | D1   | D0   | Defau  |
|------|---------|-----|-----|-----|-----|-----|-----|----|----|-----|-----|------|------|------|------|------|------|--------|
| 0x60 | EQ      | EQM | х   | х   | х   | х   | х   | Х  | Х  | SYM | CHS | BCA5 | BCA4 | BCA3 | BCA2 | BCA1 | BCA0 | 0x8080 |
|      | Control |     |     |     |     |     |     |    |    |     |     |      |      |      |      |      |      |        |

| Table 99. B | iquad and Co | efficient Ado | dress Pointer      |          |          |         |                      |
|-------------|--------------|---------------|--------------------|----------|----------|---------|----------------------|
| BCA [5,0]   | Biquad 0     | Coef a0       | BCA [5,0] = 011011 |          | Biquad 3 | Coef b1 | BCA [5,0] = 101100   |
|             | Biquad 0     | Coef a1       | BCA[5,0] = 011010  |          | Biquad 3 | Coef b2 | BCA [5,0] = 101011   |
|             | Biquad 0     | Coef a2       | BCA[5,0] = 011001  |          |          |         |                      |
|             | Biquad 0     | Coef b1       | BCA [5,0] = 011101 |          | Biquad 4 | Coef a0 | BCA [5,0] = 101111   |
|             | Biquad 0     | Coef b2       | BCA[5,0] = 011100  |          | Biquad 4 | Coef a1 | BCA [5,0] = 101110   |
|             |              |               |                    |          | Biquad 4 | Coef a2 | BCA [5,0] = 101101   |
|             | Biquad 1     | Coef a0       | BCA [5,0] = 100000 |          | Biquad 4 | Coef b1 | BCA $[5,0] = 110001$ |
|             | Biquad 1     | Coef a1       | BCA [5,0] = 011111 | 3. 34·   | Biquad 4 | Coef b2 | BCA $[5,0] = 110000$ |
|             | Biquad 1     | Coef a2       | BCA[5,0] = 011110  | 12 13    | Cr.      |         |                      |
|             | Biquad 1     | Coef b1       | BCA [5,0] = 100010 | 16 m     | Biquad 5 | Coef a0 | BCA [5,0] = 110100   |
|             | Biquad 1     | Coef b2       | BCA [5,0] = 100001 | 1,2 -01, | Biquad 5 | Coef a1 | BCA [5,0] = 110011   |
|             |              |               |                    | COM      | Biquad 5 | Coef a2 | BCA [5,0] = 110010   |
|             | Biquad 2     | Coef a0       | BCA [5,0] = 100101 |          | Biquad 5 | Coef b1 | BCA [5,0] = 110110   |
|             | Biquad 2     | Coef a1       | BCA [5,0] = 100100 |          | Biquad 5 | Coef b2 | BCA [5,0] = 110101   |
|             | Biquad 2     | Coef a2       | BCA [5,0] = 100011 |          |          |         |                      |
|             | Biquad 2     | Coef b1       | BCA [5,0] = 100111 |          | Biquad 6 | Coef a0 | BCA [5,0] = 111001   |
|             | Biquad 2     | Coef b2       | BCA [5,0] = 100110 |          | Biquad 6 | Coef a1 | BCA [5,0] = 111000   |
|             |              |               |                    |          | Biquad 6 | Coef a2 | BCA [5,0] = 110111   |
|             | Biquad 3     | Coef a0       | BCA [5,0] = 101010 |          | Biquad 6 | Coef b1 | BCA [5,0] = 111011   |
|             | Biquad 3     | Coef a1       | BCA [5,0] = 101001 |          | Biquad 6 | Coef b2 | BCA [5,0] = 111010   |
|             | Biquad 3     | Coef a2       | BCA [5,0] = 101000 | <u></u>  |          |         |                      |

#### Table 100.

| Register          | Function         |   |  |
|-------------------|------------------|---|--|
| CHS               | Swaps the block  | s that are used for symmetry coefficients. Only valid when the SYM b  | it is set.                               |
| (Channel          | CHS              | Function  | Default                                  |
| Select)           | 0                | Selects left channel coefficients' data block   | Default                                  |
|                   | 1                | Selects right channel coefficients' data block  |  |
| SYM               | When set to 1 th | is bit indicates that the left and right channel coefficients are equal.  |  |
| (Symmetry)        |                  | e coefficients setup sequence since only the left channel coefficients efficients are simultaneously copied into memory.                    | need to be addressed and set up. The     |
|                   | SYM              | Function  |  |
|                   | 0                | Left and right channels can use different coefficients  |  |
|                   | 1                | Indicates that the left and right channel coefficients are equal  | Default                                  |
| EQM<br>(Equalizer |                  | is bit disables the equalizer function (allows all data to pass through ualizer function until the biquad coefficients can be properly set. | ). The reset default sets this bit to 1, |
| Mute)             | EQM              | Function  |  |
|                   | 0                | EQ is enabled.  |  |
|                   | 1                | EQ is disabled. Data will pass-through without change.  | Default                                  |
| x                 | Reserved.        |   | Default: 0                               |

### **EQ DATA REGISTER (REGISTER 0x62)**

This read/write register is used to transfer EQ biquad coefficients into memory. The register data is transferred to, or retrieved from, the address pointed by the BCA bits in the EQ CNTRL register (0x60). Data will only be written to memory, if the EQM bit (Register 0x60 Bit 15) is asserted.

| Reg  | Name | D15   | D14   | D13   | D12   | D11   | D10   | D9   | D8   | D7   | D6   | D5   | D4   | D3   | D2   | D1   | D0   | Default |
|------|------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------|---------|
| 0x62 | EQ   | CFD15 | CFD14 | CFD13 | CFD12 | CFD11 | CFD10 | CFD9 | CFD8 | CFD7 | CFD6 | CFD5 | CFD4 | CFD3 | CFD2 | CFD1 | CFD0 | 0xxxxx  |
|      | Data |       |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      |         |

#### **Table 101.**

| Register                   | Function  |
|----------------------------|---|
| CFD [15:0]<br>(Coefficient | The biquad coefficients are fixed point format values with 16 bits of resolution. The CFD15 bit is the MSB and the CFD0 bit is the LSB. |
| Data)                      |   |

### MISC CONTROL BITS 2 (REGISTER 0x70)

| Reg  | Name         | D15 | D14 | D13 | D12   | D11   | D10   | D9 | D8 | D7    | D6 | D5     | D4    | D3    | D2    | D1 | D0 | Default |
|------|--------------|-----|-----|-----|-------|-------|-------|----|----|-------|----|--------|-------|-------|-------|----|----|---------|
| 0x70 | Misc Control | х   | х   | х   | MVREF | MVREF | MVREF | Х  | Х  | MMDIS | Х  | JSMAP. | CVREF | CVREF | CVREF | Х  | Х  | 0x0000  |
|      | Bits 2       |     |     |     | 2     | 1     | 0     |    |    |       |    | - "    | 2     | 1     | 0     |    |    |         |

| Ta | ы | 0 | 1 | 02  |
|----|---|---|---|-----|
| 14 |   |   |   | VZ. |

| Register                                   | Function                                       |   | 4.13 C  |
|--|--|---|---|
| CVREF [2:0]<br>(C/LFE VREF_OUT<br>Control) | plugged into the conr                          | ected jack circuitry<br>rnal resistors to fur | OUT signal. VREF_OUT is used to power microphone style devices The VREF_OUT pin must be connected to both the left and right action properly. Selections other than those defined are invalid and       |
|  |  |   | C/LFE VREF_OUT Setting  |
|  | CVREF [2:0]                                    | 5.0 AV <sub>DD</sub>                          | Default   |
|  | 000  | Hi-Z  | Default   |
|  | 001  | 2.25 V  |   |
|  | 010  | 0 V   |   |
|  | 100  | 3.70 V  |   |
| JSMAP<br>(Jack Sense Mapping)              |  |   | hods of mapping the JACK_SENSE_A/B resistor tree to bits JS [7:0]. Use oping to the alternate method.   |
|  | JSMAP  | Function                                      |   |
|  | 0  | Default jack sen                              | se mapping Default  |
|  | 1  | Alternate jack se                             | ense mapping  |
| MMDIS<br>(Mono Mute Disable)               | Disables the automatic (0x76 D [05:04], 0x72 [ |   | NO_OUT pin by jack sense events (see advanced jack sense bits JS [3:0]  |
|  | MMDIS  | Function                                      |   |
|  | 0  | Automute can o                                | occur Default   |
|  | 1  | Automute disak                                | led   |
| MVREF [2:0]<br>(MIC VREF_OUT)              | plugged into the conn                          | ected jack circuitry<br>rnal resistors to fur | VREF_OUT signal. VREF_OUT is used to power microphone-style devices. The VREF_OUT pin must be connected to both the left and right action properly. Selections other than those defined are invalid and |
|  |  |   | MIC_1/2 VREF_OUT Setting  |
|  | MVREF [2:0]                                    | 5.0 AV <sub>DD</sub>                          |   |
|  | 000  | Hi-Z  | Default   |
|  | 001  | 2.25 V  |   |
|  | 010  | 0 V   |   |
|  | 100  | 3.70 V  |   |
| Х  | Reserved.                                      |   | Default: 0  |

## **JACK SENSE (REGISTER 0x72)**

All register bits are read/write except for JS0ST and JS1ST, which are read only. Important: Refer to Table 103 to understand how JACK\_SENSE\_A and JACK\_SENSE\_B codec pins translate to JS1and JS0.

| Reg  | Name  | D15  | D14 | D13 | D12  | D11  | D10  | D9  | D8  | D7 | D6 | D5  | D4  | D3  | D2  | D1  | D0  | Default |
|------|-------|------|-----|-----|------|------|------|-----|-----|----|----|-----|-----|-----|-----|-----|-----|---------|
| 0x72 | Jack  | JS1  | JS1 | JS0 | JSMT | JSMT | JSMT | JS1 | JS0 | Х  | Х  | JS1 | JS0 | JS1 | JS0 | JS1 | JS0 | 0x0000  |
|      | Sense | SPRD | DMX | DMX | 2    | 1    | 0    | EQB | EQB |    |    | MD  | MD  | ST  | ST  | INT | INT |         |

| Sense                                  | SPRD   | DMX  | DMX  | 2   | 1                                   | 0                               | EQB                               | EQB                          |                 |                  | MD            | MD      | ST      | ST       | INT     | INT                  |         |
|--|--|--|--|---|-------------------------------------|---------------------------------|-----------------------------------|------------------------------|-----------------|------------------|---------------|---------|---------|----------|---------|----------------------|---------|
| Table 103.                             |  |  |  |   |                                     |                                 |                                   |                              |                 |                  |               |         |         |          |         |                      |         |
| Register                               | Functio  | n  |  |   |                                     |                                 |                                   |                              |                 |                  |               |         |         |          |         |                      |         |
| JSOINT<br>(JSO<br>Interrupt<br>Status) | Indicate<br>this bit k<br>Interrup<br>Interrup<br>The inte<br>It is also | by writing ts are gentle to the errupt im  | ig a 0 to<br>enerated<br>system i<br>iplemen | it.<br>I by valic<br>s actuall<br>tation pa | d state cl<br>y an OR<br>ath is sel | nanges o<br>combina<br>ected by | of JS pir<br>ation of<br>y the IN | ns.<br>This bit<br>TS bit (R | and J<br>egiste | S3 JS0<br>er 0x7 | ) INT.<br>4). |         | rrupt;  | that is, | JSO ISI | R should             | d clear |
|  | JSOINT   |  |  | Read  |                                     |                                 |                                   |                              | <u>. J</u>      |                  |               |         |         |          | V       | /rite                |         |
|  | 0  |  |  |   | not gene<br>erated ir               |                                 | -                                 |                              |                 | , Jd             | 8             |         |         |          |         | o opera<br>lears JS( |         |
| JS1INT<br>(JS1                         |  | Indicates JS1 has generated an interrupt. Remains set until the software services JS1 interrupt; that is, JS1 ISR should clear this bit by writing a 0 to it. See the JS0INT description above for additional details. |  |   |                                     |                                 |                                   |                              |                 |                  |               |         |         |          |         | d clear              |         |
| Interrupt<br>Status)                   | JS1INT   |  |  | Read  |                                     |                                 | 4                                 | 6                            | -               | 0                |               |         |         |          | W       | /rite                |         |
| Status)                                | 0  |  |  | JS1 did                                     | not gene                            | erate int                       | errupt                            | -                            | O               |                  |               |         |         |          | N       | o opera              | tion    |
|  | 1  |  |  |   | erated in                           |                                 |                                   | C                            |                 |                  |               |         |         |          | C       | lears JS1            | IINT    |
| JSOST (RO)<br>(JSO State)              | This bit a<br>On MIC<br>other jac  | jack sen   | sing, de <sub>l</sub>                        | pending                                     | on the a                            | applicati                       |                                   |                              |                 |                  |               |         |         |          | he op   | posite to            | that on |
|  | JS0ST  |  |  | Functio                                     | n                                   |                                 |                                   |                              |                 |                  |               |         |         |          | D       | efault               |         |
|  | 0  |  |  | JS0 is lo                                   | w (0)                               |                                 |                                   |                              |                 |                  |               |         |         |          |         |                      |         |
|  | 1  |  |  | JS0 is hi                                   |                                     |                                 |                                   |                              |                 |                  |               |         |         |          |         |                      |         |
| JS1ST (RO)<br>(JS1 State)              | This bit a   |  | opposite                                     | to the                                      | other jac                           |                                 | jack se                           | nsing, d                     | epend           | ling o           | n the a       | pplica  | tions c | ircuit,  | the log | jic state            | for JS  |
|  | JS1ST  |  |  | Functio                                     | n                                   |                                 |                                   |                              |                 |                  |               |         |         |          |         |                      |         |
|  | 0  |  |  | JS1 is lo                                   | . ,                                 |                                 |                                   |                              |                 |                  |               |         |         |          |         |                      |         |
|  | 1  |  |  | JS is hig                                   |                                     |                                 |                                   |                              |                 |                  |               |         |         |          |         |                      |         |
| JS0MD                                  | This bit   | selects t  | he opera                                     | ation mo                                    | de for J                            | S0.                             |                                   |                              |                 |                  |               |         |         |          |         |                      |         |
| (JS0 Mode)                             | <b>JSOMD</b>   |  |  | Functio                                     |                                     |                                 |                                   |                              |                 |                  |               |         |         |          |         |                      |         |
|  | 0  |  |  |   | se mod                              |                                 |                                   | •                            | •               |                  |               |         |         |          | D       | efault               |         |
|  | 1  |  |  |   | t mode-                             |                                 | will ge                           | nerate a                     | n inte          | rrupt            | on JS0        | event   |         |          |         |                      |         |
| JS1MD                                  | This bit   | selects t  | he opera                                     | ation mo                                    | de for J                            | S1.                             |                                   |                              |                 |                  |               |         |         |          |         |                      |         |
| (JS1 Mode)                             | JS1MD  |  |  | Functio                                     | n                                   |                                 |                                   |                              |                 |                  |               |         |         |          |         |                      |         |
|  | 0  |  |  | Jack ser                                    | ise mod                             | e—JS1IN                         | NT must                           | be poll                      | ed by           | softw            | are           |         |         |          | D       | efault               |         |
|  | 1  |  |  |   | t mode-                             |                                 |                                   |                              |                 |                  |               |         |         |          |         |                      |         |
| JS0EQB                                 | This bit   | enables  | JS0 to co                                    | ontrol th                                   | e EQ by                             | pass. Wh                        | nen this                          | bit is se                    | t to 1,         | JS0 =            | 1 will        | cause t | he EQ   | to be l  | oypass  | ed.                  |         |
| (JS0 EQ                                | JS0EQB   |  |  | Functio                                     | n                                   |                                 |                                   |                              |                 |                  |               |         |         |          |         |                      |         |
| Bypass<br>Enable)                      | 0  |  |  | JS0 doe                                     | s not aff                           | ect EQ                          |                                   |                              |                 |                  |               |         |         |          | D       | efault               |         |
| Lilabie)                               | 1  |  |  | JS0 = 1                                     | will caus                           | e the EC                        | ) to be l                         | oypasse                      | d               |                  |               |         |         |          |         |                      |         |
| JS1EQB                                 | This bit   | enables  | JS1 to co                                    | ontrol th                                   | e EQ by                             | pass. Wh                        | nen this                          | bit is se                    | t to 1,         | JS1=             | 1 will c      | ause th | ie EQ t | o be b   | ypasse  | d.                   |         |
| (JS1 EQ                                | JS1EQB   |  |  | Functio                                     | n                                   |                                 |                                   |                              |                 |                  |               |         |         |          |         |                      |         |
| Bypass<br>Enable)                      | 0  |  |  | JS1 doe                                     | s not aff                           | ect EQ                          |                                   |                              |                 |                  |               |         |         |          | D       | efault               |         |
| LITADIE)                               | 1  |  |  | JS1 = 1                                     | will caus                           | e the EC                        | ) to be l                         | oypasse                      | d               |                  |               |         |         |          |         |                      |         |
|  | -  |  |  |   |                                     |                                 |                                   |                              |                 |                  |               |         |         |          |         |                      |         |

| Register                                       | Function  |   |                                 |
|--|---|---|---------------------------------|
| JSMT [2,0]<br>(JS Mute<br>Enable<br>selector)  | These three bits select                         | and enable the jack sense muting action. See Table 104.   |                                 |
| JS0DMX<br>(JS0 Down-<br>Mix Control<br>Enable) | audio. The mix can the down-mix conversion.     | control the down-mix function. This function allows a digital mix of 6-cha<br>n be routed to the stereo LINE_OUT or HP_OUT jacks. When this bit is set<br>See the DMIX description in Register 0x76. The DMIX bits select the down<br>function to be activated. | to 1, JS0 = 1 will activate the |
|  | JS0DMX  | Function  |                                 |
|  | 0   | JS0 does not affect down mix  | Default                         |
|  | 1   | JS0 = 1 activates the 6- to 2-channel down mix  |                                 |
| JS1DMX<br>(JS1 Down-                           | This bit enables JS1 to will activate the down- | control the down-mix function (see the JS0DMx description above). When mix conversion.  | n this bit is set to 1, JS1 = 1 |
| Mix Control                                    | JS1DMX  | Function  |                                 |
| Enable)  | 0   | JS1 does not affect down-mix  | Default                         |
|  | 1   | JS1 = 1 activates the 6- to 2-channel down-mix  |                                 |
| JSSPRD<br>(JS Spread<br>control                | can also force the Spre                         | hannel to 6-channel audio spread function when JSs are active (Logic Sta<br>ad function without being gated by the jack senses. Please see this bit's d<br>ling of the Spread function.   |                                 |
| enable)  | JSSPRD  | Function  |                                 |
|  | 0   | JS1 does not affect spread  | Default                         |
|  | 1   | J10 = 1 activates spread  |                                 |
| х  | Reserved.                                       |   | Default: 0                      |

Table 104. Jack Sense Mute Selections (JSMT)

| REF | JS1     | JSO     | JSMT2 | JSMT1 | JSMTO | HP<br>OUT | LINE   | C/LFE<br>OUT | SURR<br>OUT | MONO<br>OUT | NOTES  |
|-----|---------|---------|-------|-------|-------|-----------|--------|--------------|-------------|-------------|--|
| 0   | OUT (0) | OUT (0) | 0     | 0     | 0     | ACTIVE    | ACTIVE | ACTIVE       | ACTIVE      | ACTIVE      | JS0 and JS1 ignored  |
| 1   | OUT (0) | IN (1)  | 0     | 0     | 0     | ACTIVE    | ACTIVE | ACTIVE       | ACTIVE      | ACTIVE      |  |
| 2   | IN (1)  | OUT (0) | 0     | 0     | 0     | ACTIVE    | ACTIVE | ACTIVE       | ACTIVE      | ACTIVE      |  |
| 3   | IN (1)  | IN (1)  | 0     | 0     | 0     | ACTIVE    | ACTIVE | ACTIVE       | ACTIVE      | ACTIVE      |  |
| 4   | OUT (0) | OUT (0) | 0     | 0     | 1     | ACTIVE    | FMUTE  | FMUTE        | FMUTE       | ACTIVE      | JS0 no mute action   |
| 5   | OUT (0) | IN (1)  | 0     | 0     | 1     | ACTIVE    | FMUTE  | FMUTE        | FMUTE       | ACTIVE      | JS1 mutes mono and enables<br>LINE_OUT + SURR_OUT +<br>C/LFE |
| 6   | IN (1)  | OUT (0) | 0     | 0     | 1     | ACTIVE    | ACTIVE | ACTIVE       | ACTIVE      | FMUTE       |  |
| 7   | IN (1)  | IN (1)  | 0     | 0     | 1     | ACTIVE    | ACTIVE | ACTIVE       | ACTIVE      | FMUTE       | STANDARD 6 CHAN CONFIG                                       |
| 8   | OUT (0) | OUT (0) | 0     | 1     | 0     | FMUTE     | ACTIVE | FMUTE        | FMUTE       | ACTIVE      | JSO no mute action, SWAPPED<br>HP_OUT and LINE_OUT           |
| 9   | OUT (0) | IN (1)  | 0     | 1     | 0     | FMUTE     | ACTIVE | FMUTE        | FMUTE       | ACTIVE      | JS1 mutes mono and enables<br>HP_OUT + SURR_OUT + C/LFE      |
| 10  | IN (1)  | OUT (0) | 0     | 1     | 0     | ACTIVE    | ACTIVE | ACTIVE       | ACTIVE      | FMUTE       |  |
| 11  | IN (1)  | IN (1)  | 0     | 1     | 0     | ACTIVE    | ACTIVE | ACTIVE       | ACTIVE      | FMUTE       | Standard six Channel<br>Configuration no swap                |
| 12  | OUT (0) | OUT (0) | 0     | 1     | 1     | **        | **     | **           | **          | **          | **Reserved   |
| 13  | OUT (0) | IN (1)  | 0     | 1     | 1     | **        | **     | **           | **          | **          |  |
| 14  | IN (1)  | OUT (0) | 0     | 1     | 1     | **        | **     | **           | **          | **          |  |
| 15  | IN (1)  | IN (1)  | 0     | 1     | 1     | **        | **     | **           | **          | **          |  |
| 16  | OUT (0) | OUT (0) | 1     | 0     | 0     | ACTIVE    | FMUTE  | FMUTE        | FMUTE       | ACTIVE      | JS0 = 0 and JS1 = 0<br>enables MONO                          |
| 17  | OUT (0) | IN (1)  | 1     | 0     | 0     | ACTIVE    | ACTIVE | ACTIVE       | ACTIVE      | FMUTE       | JS1 = 1 enabled<br>FRONT only                                |
| 18  | IN (1)  | OUT (0) | 1     | 0     | 0     | ACTIVE    | FMUTE  | FMUTE        | FMUTE       | FMUTE       | JS0 = 1 and JS1 = 0<br>enables all rear                      |
| 19  | IN (1)  | IN (1)  | 1     | 0     | 0     | ACTIVE    | FMUTE  | FMUTE        | FMUTE       | FMUTE       | 6 CHAN CONFIG with front jack wrap back                      |

| REF | JS1     | JSO     | JSMT2  | JSMT1   | JSMTO  | HP<br>OUT | LINE   | C/LFE<br>OUT | SURR<br>OUT | MONO<br>OUT | NOTES  |
|-----|---------|---------|--------|---------|--------|-----------|--------|--------------|-------------|-------------|--|
| KEF | 131     | 730     | JSWIIZ | JSINITI | JSMITO | 001       | 001    | 001          | 001         | 001         | NOTES  |
| 20  | OUT (0) | OUT (0) | 1      | 0       | 1      | FMUTE     | FMUTE  | FMUTE        | FMUTE       | ACTIVE      | JS0 no mute action   |
| 21  | OUT (0) | IN (1)  | 1      | 0       | 1      | FMUTE     | FMUTE  | FMUTE        | FMUTE       | ACTIVE      | JS1 mutes mono and enables all rear.                                 |
| 22  | IN (1)  | OUT (0) | 1      | 0       | 1      | ACTIVE    | ACTIVE | ACTIVE       | ACTIVE      | FMUTE       |  |
| 23  | IN (1)  | IN (1)  | 1      | 0       | 1      | ACTIVE    | ACTIVE | ACTIVE       | ACTIVE      | FMUTE       | Standard six channel<br>configuration swapped<br>HP_OUT and LINE_OUT |
| 24  | OUT (0) | OUT (0) | 1      | 1       | 0      | **        | **     | **           | **          | **          | **RESERVED   |
| 25  | OUT (0) | IN (1)  | 1      | 1       | 0      | **        | **     | **           | **          | **          |  |
| 26  | IN (1)  | OUT (0) | 1      | 1       | 0      | **        | **     | **           | **          | **          |  |
| 27  | IN (1)  | IN (1)  | 1      | 1       | 0      | **        | **     | **           | **          | **          |  |
| 28  | OUT (0) | OUT (0) | 1      | 1       | 1      | **        | **     | **           | **          | **          | **RESERVED   |
| 29  | OUT (0) | IN (1)  | 1      | 1       | 1      | **        | **     | **           | **          | **          |  |
| 30  | IN (1)  | OUT (0) | 1      | 1       | 1      | **        | **     | **           | **          | **          |  |
| 31  | IN (1)  | IN (1)  | 1      | 1       | 1      | **        | **     | **           | **          | **          |  |

FMUTE = Output is forced to mute independent of the respective volume register setting.

ACTIVE = Output is not muted and its status is dependent on the respective volume register setting.

OUT = Nothing is plugged into the jack and therefore the JS status is 0 (via the load resistor pull-down action).

IN = Jack has plug inserted and therefore the JS status is 1 (via the codec JS pin internal pull-up).

### **SERIAL CONFIGURATION (REGISTER 0x74)**

When Register 0x00 is written (soft reset) the SLOT 16, REGM [2:0], SPOVR, SPAL, SPDZ, and SPLNK bits do not reset. All bits are reset on a hardware reset or power-on reset.

| Reg  | Name                    | D15        | D14   | D13   | D12   | D11   | D10  | D9   | D8  | D7    | D6    | D5    | D4   | D3   | D2   | D1   | D0        | Default |
|------|-------------------------|------------|-------|-------|-------|-------|------|------|-----|-------|-------|-------|------|------|------|------|-----------|---------|
| 0x74 | Serial<br>Configuration | SLOT<br>16 | REGM2 | REGM1 | REGM0 | REGM3 | OMS2 | OMS1 | OM0 | SPOVR | LBKS1 | LBKS0 | INTS | CSWP | SPAL | SPDZ | SP<br>LNK | 0x1001  |

#### Table 105.

| Table 105.                   |   |   |                                  |                               |
|------------------------------|---|---|----------------------------------|-------------------------------|
| Register                     | Function  |   |                                  | Default                       |
| SPLNK<br>(S/PDIF             |   | co link with the front DACs for data reque<br>ecause they both generate data requests                                   |                                  |                               |
| LINK)                        | SPLNK   | Function  |                                  |                               |
|                              | 0   | S/PDIF and front DACs are not link  | ed                               |                               |
|                              | 1   | S/PDIF and front DACs are linked  |                                  | Default                       |
| SPDZ<br>(S/PDIF              | Sets data fill mode for S set to the same rate. | /PDIF transmitter FIFO under-runs. When   | this bit is set to on (1), the S | /PDIF and ADC rates should be |
| DACZ)                        | SPDZ  | On Under-Runs   |                                  |                               |
|                              | 0   | Repeat last sample out the S/PDIF   | stream                           | Default                       |
|                              | 1   | Forces midscale sample out the S/I  | PDIF stream                      |                               |
| SPAL                         | SPAL  | S/PDIF Transmitter Source   |                                  |                               |
| (S/PDIF                      | 0   | Connected to the AC-LINK stream   |                                  | Default                       |
| ADC Loop<br>Around)          | 1   | Connected to the digital ADC stream   | m                                |                               |
| (CSWP<br>Center/LFE<br>Swap) |   | nannels. Some systems have a swapped en the channels internal to the codec. The centen the codec. The centen the codec. |                                  |                               |
|                              | CSWP  | CENTER Pin  | LFE Pin                          |                               |
|                              | 0   | Center channel  | LFE channel                      | Default                       |
|                              | 1   | LFE channel   | Center channel                   |                               |
|                              |   |   |                                  |                               |

| Register              | Function  |   | Default                            |
|-----------------------|---|---|------------------------------------|
| INTS<br>(Interrupt    | This bit selects the audio in path of the generated inte  | nterrupt implementation path. Note that this bit does not generate rrupt.   | an interrupt, rather it steers the |
| Mode                  | INTS  | Interrupt Mode  |                                    |
| Select)               | 0   | Bit 0 Slot 12 (modem interrupt)   | Default                            |
|                       | 1   | Slot 6 valid bit (MIC ADC interrupt)  |                                    |
| LBKS [1:0]            | These bits select the inter                               | nal digital loop-back path when LPBK bit is active (see Register 0x2  | 20).                               |
| Loop-Back             | LBKS [1:0]  | Interrupt Mode  |                                    |
| Selection             | 00  | Loop back through the front DACs  | Default                            |
|                       | 01  | Loop back through the surround DACs   |                                    |
|                       | 10  | Loop back through the center and LFE DACs (center DAC loops back from the ADC left channel, the LFE DAC from the ADC right channel) |                                    |
|                       | 11  | Reserved  |                                    |
| SPOVR                 | Use this bit to enable S/P                                | DIF operation even if the external S/PDIF detection resistor is not in  | stalled.                           |
| (S/PDIF               | SPOVR   | S/PDIF Detection  |                                    |
| Enable<br>Override)   | 0   | External resistor determines the presence of S/PDIF   | Default                            |
|                       | 1   | Enable S/PDIF operation   |                                    |
| OMS [2:0]<br>Optional | Selects the source of the MS (0x20 D08), and MMIX         |   | ith the 2CMIC (0x76, D06),         |
| Microphone            | OMS [2:0]   | Left Channel  |                                    |
| Selector              | 000   | MIC pins  | Default                            |
|                       | 001   | LINE_IN pins  |                                    |
|                       | 01x   | C/LFE pins  |                                    |
|                       | 100   | Mix of MIC and C/LFE pins   |                                    |
|                       | 101   | Mix of MIC and LINE_IN pins   |                                    |
|                       | 110   | Mix of LINE_IN and C/LFE pins   |                                    |
|                       | 111   | Mix of MIC, LINE_IN and C/LFE pins  |                                    |
| REGM [3:0]            |   | codec is being accessed in a chained codec configuration.   |                                    |
|                       | REGM0—Master codec re                                     |   | Default                            |
|                       | REGM1—Slave 1 codec re                                    | <del>-</del>  |                                    |
|                       | REGM2—Slave 2 codec re                                    | _   |                                    |
|                       | REGM3—Slave 3 codec re                                    | <u>-</u>  |                                    |
| SLOT 16               | Enable 16-bit slot mode: S<br>DSP serial port interfacing | SLOT16 makes all AC link slots 16 bits in length, formatted into 16 s<br>g.   | lots. This is a preferred mode for |
|                       | SLOT 16   | Function  |                                    |
|                       | 0   | Standard AC '97 operation   | Default                            |
|                       | 1   | All ac link S slots are 16 bits   |                                    |
| х                     | Reserved  |   | Default: 0                         |

## MISC CONTROL BITS 1 (REGISTER 0x76)

| Reg  | Name                      | D15  | D14    | D13   | D12   | D11   | D10 | D9    | D8    | D7   | D6    | D5    | D4  | D3     | D2     | D1   | D0   | Default |
|------|---------------------------|------|--------|-------|-------|-------|-----|-------|-------|------|-------|-------|-----|--------|--------|------|------|---------|
| 0x76 | Misc<br>Control<br>Bits 1 | DACZ | AC97NC | MSPLT | SODIS | CLDIS | x   | DMIX1 | DMIX0 | SPRD | 2CMIC | SOSEL | SRU | LISEL1 | LISEL0 | MBG1 | MBG0 | 6010    |

### Table 106.

| MBG [1:0] (MIC Boost Gain Select Register)  And MIC_2 preamps will be set to the same selected gain. This gain setting takes affect only while Bit Do (in the MIC volume register (0x0E) is set to 1, otherwise the MIC boost blocks have a gain of 0 dB.  MGB [1:0]  Microphone Boost Gain  Default  OO 20 dB Default  OO 30 dB Default  OO 11 10 dB  10 30 dB  11 Reserved  LISEL [1:0] (LINE_IN Selector)  UINE_IN Selection  OO LINE_IN Selection  OO AII DAC sample rate locking.  SRU  (Sample Rate Unlock)  SRU  SUROUND pins—Places surround outputs in Hi-Z state  1x MIC_1/2 pins  SRU  SOSEL (Surround Amplifier Input Selection)  Selects either the surround DAC or analog mixer as the source driving the SURROUND output pin amplifie  SOSEL (Surround Amplifier Input Selection)  2CMIC (2-Channel MIC Select)  Surround DACs  O Both outputs are driven by the left channel of the selector  O Both outputs are driven by the left channel of the selector  SOSEL (Spread Enable)  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output sile tor control (gate) this function, depending on the JSSPRD  (Spread Enable)  SPRD  CONTOIS the HI-Z state of the SURROUND_L/R output pins. Place of the ONS [2:0] Bits 740 x D [10:08]). MS or when the MONO_OUT  Controls the Hi-Z state of the SURROUND_L/R output pins. Place of the ONS [2:0] Bits 740 x D [10:08]).  | Register                 | Function                              |   |  |  |  |  |  |  |
|--|--------------------------|---------------------------------------|---|--|--|--|--|--|--|
| Default   October   Octo   | (MIC Boost Gain Select   | and MIC_2 prean                       | nps will be set to the same selected gain. This gain setting takes affect only while Bit D6 (M20) |  |  |  |  |  |  |
| LISEL [1:0]  LISEL [1:0]  (LINE_IN Selector)  Selects the source of the internal LINE_IN signals.  LISEL [1:0]  LINE_IN Selection  00  LINE_IN Jpins  SURROUND pins—Places surround outputs in Hi-Z state 1x  MIC_1/2 pins  SRU  Controls all DAC sample rate locking.  SRU  Surround State  0  All DAC sample rates are locked to the front sample rate 1  Front, surround, and LFE sample rates can be set independently Default  SOSEL  (Surround Amplifier Input Selection)  2CMIC  (2-Channel MIC Select)  LINE_IN pins  Surround State  0  All DAC sample rates are locked to the front sample rate 1  Front, surround, and LFE sample rates can be set independently Default  SOSEL  Surround Source  0  Surround Source  0  Surround Source  1  Analog Mixer   Used in conjunction with the OMS [2:0] (0x74 D10:08]), MS (0x20 D08), and MMIX (0x7A D02) bit is to set the microphone selection. This bit enables simultaneous recording from MIC_1 and MIC_2 inputs, using a ster microphone array. If the MMIX (0x7A D02) bit is set, this bit is ignored.  2CMIC  2 Channel MIC State 0  Both outputs are driven by the left channel of the selector Default 1  Stereo operation, the left and right channels are driven separately  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the support of the selector control in lines for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x/2). The SPRD bit operates independently and does not affect the LOSEL and HPSEL opera  SPRD  SprD  Sprad State  0  No spread State  0  No spread state  0  No spread state  On  No spread selector control inters for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x/2). The SPRD bit operates independently and does not affect the LOSEL and HPSEL opera   |                          | MGB [1:0]                             | Microphone Boost Gain Default   |  |  |  |  |  |  |
| LISEL [1:0] (LINE_IN Selector)  EISEL [1:0] (LINE_IN Selector)  EISEL [1:0]  LISEL [1:0]  LISEL [1:0]  LINE_IN Selection  O  LINE_IN Selection  O  LINE_IN pins  SURROUND pins—Places surround outputs in Hi-Z state  MIC_1/2 pins  SRU  (Sample Rate Unlock)  SRU  Surround State  O  All DAC sample rates are locked to the front sample rate Front, surround, and LFE sample rates can be set independently Default  SOSEL (Surround Amplifier Input Selection)  Selects either the surround DAC or analog mixer as the source driving the SURROUND output pin amplifier  SOSEL  Surround DACs Default  Analog Mixer  Used in conjunction with the OMS [2:0] (0x74 D10:08)), MS (0x20 D08), and MMIX (0x7A D02) bits to set the microphone array. If the MMIX (0x7A D02) bit is set, this bit is ignored.  2CMIC  2 Channel MIC State  O  Both outputs are driven by the left channel of the selector Default Stereo operation, the left and right channels are driven separately  SPRD (Spread Enable)  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT outpchannels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL opera  SPRD  Spread State  O  No spreading occurs unless activated by jack sense Default The SPPR selector drives the center and LFE outputs from the MONO_OUT  CLDIS  Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software of the surround outputs pins. Pins are placed into a Hi-Z mode by software of the surround output pins. Pins are placed into a Hi-Z mode by software of the surround output pins. Pins are placed into a Hi-Z mode by software of the surround output pins. Pins are placed into a Hi-Z mode by software of the surround output pins. Pins are placed into a Hi-Z mode by software of the surround ou |                          | 00                                    | 20 dB Default   |  |  |  |  |  |  |
| LISEL [1:0]  CLINE_IN Selector)  Selects the source of the internal LINE_IN signals.  LISEL [1:0]  LINE_IN Selection  00  LINE_IN Selection  01  SURROUND pins—Places surround outputs in Hi-Z state  MIC_1/2 pins  SRU  Controls all DAC sample rate locking.  SRU  SIZU  SURSU  SURSU  SURSU  SURSU  SURSU  SURSU  SELECTION  All DAC sample rates are locked to the front sample rate  1 Front, surround, and LFE sample rates can be set independently Default  SOSEL  (Surround Amplifier Input Selection)  Selects either the surround DAC or analog mixer as the source driving the SURROUND output pin amplifier  SOSEL  SURSU  Surround Source  0 Surround DACs  0 Surround DACs  1 Analog Mixer  Used in conjunction with the OMS [2:0] (0x74 D10:08]), MS (0x20 D08), and MMIX (0x7A D02) bits to set the microphone selection. This bit enables simultaneous recording from MIC_1 and MIC_2 inputs, using a stern microphone array. If the MMIX (0x7A D02) bit is set, this bit is ignored.  2CMIC  2CMIC  2 Channel MIC State  0 Both outputs are driven by the left channel of the selector Default  Stereo operation, the left and right channels are driven separately  SPRD  (Spread Enable)  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD is see Register 0x72. The SPRD bit operates independently and does not affect the LOSEL and HPSEL opera  SPRD  Spread State  0 No spreading occurs unless activated by jack sense Default  The SPRD Spread State  0 No spreading occurs unless activated by jack sense Default  The SPRD Spread State  Controls the Hi-Z state of the SURROUND_L/R output pins, Pins are placed into a Hi-Z mode by software or   |                          | 01                                    | 10 dB   |  |  |  |  |  |  |
| Selects the source of the internal LINE_IN signals.  |                          | 10                                    | 30 dB   |  |  |  |  |  |  |
| (LINE_IN Selector)  LISEL [1:0] LINE_IN pins Default  SURROUND pins—Places surround outputs in Hi-Z state  NMC_1/2 pins  SRU (Sample Rate Unlock)  SRU Surround State  O All DAC sample rates are locked to the front sample rate  Front, surround, and LFE sample rates can be set independently Default  SoSEL (Surround Amplifier Input Selection)  SOSEL SoSEL Solects either the surround-DAC or analog mixer as the source driving the SURROUND output pin amplifier  SOSEL Surround DACs Default  Analog Mixer  Used in conjunction with the OMS [2:0] (0x74 D10:08]), MS (0x20 D08), and MMIX (0x7A D02) bits to set the microphone array. If the MMIX (0x7A D02) bit is set, this bit is ignored.  2CMIC 2 Channel MIC State  O Both outputs are driven by the left channel of the selector Default  Stereo operation, the left and right channels are driven separately  SPRD (Spread Enable)  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL opera  SPRD Spread State  O No spreading occurs unless activated by jack sense Default  The SPDR selector drives the center and LFE outputs from the MONO_OUT  CLDIS  Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software or   |                          | 11                                    | Reserved  |  |  |  |  |  |  |
| SURD   SURROUND pins—Places surround outputs in Hi-Z state   NiC_1/2 pins  | LISEL [1:0]              | Selects the source                    | e of the internal LINE_IN signals.  |  |  |  |  |  |  |
| SRU (Sample Rate Unlock)  SRU (Sample Rate Unlock)  SRU  SRU (Surround State  O All DAC sample rate locking.  SRU  Selects either the surround DAC or analog mixer as the source driving the SURROUND output pin amplifier (SOSEL (Surround Amplifier Input Selection)  CZCMIC (2-Channel MIC Select)  Used in conjunction with the OMS [2:0] (0x74 D10:08]), MS (0x20 D08), and MMIX (0x7A D02) bits to set the microphone selection. This bit enables simultaneous recording from MIC_1 and MIC_2 inputs, using a stermicrophone array. If the MMIX (0x7A D02) bit is set, this bit is ignored.  CMIC  2-CMIC  2-CMIC  2-CMIC  2-CMIC  3-CMIC  2-CMIC  3-CMIC  3-CMIC  3-CMIC  3-CMIC  4-CMIC  3-CMIC  3-CMIC  4-CMIC  3-CMIC  4-CMIC  5-CMIC  5-CMI | (LINE_IN Selector)       | LISEL [1:0]                           | LINE_IN Selection   |  |  |  |  |  |  |
| SRU   Sample Rate Unlock   |                          | 00                                    | LINE_IN pins Default  |  |  |  |  |  |  |
| SRU Surround State  O All DAC sample rates are locked to the front sample rate Front, surround, and LFE sample rates can be set independently Default  Selects either the surround DAC or analog mixer as the source driving the SURROUND output pin amplifies  SOSEL Surround Source  O Surround DACs Default 1 Analog Mixer  2CMIC  (2-Channel MIC Select)  Used in conjunction with the OMS [2:0] (0x74 D10:08]), MS (0x20 D08), and MMIX (0x7A D02) bits to set the microphone selection. This bit enables simultaneous recording from MIC_1 and MIC_2 inputs, using a ster microphone array. If the MMIX (0x7A D02) bit is set, this bit is ignored.  2CMIC  2 Channel MIC State  O Both outputs are driven by the left channel of the selector Default Stereo operation, the left and right channels are driven separately  SPRD  (Spread Enable)  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRDI (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL opera  SPRD  Spread State  O No spreading occurs unless activated by jack sense Default The SPDR selector drives the center and LFE outputs from the MONO_OUT  CLDIS  Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software or  |                          | 01                                    | SURROUND pins—Places surround outputs in Hi-Z state   |  |  |  |  |  |  |
| SRU   Surround State   |                          | 1x                                    |   |  |  |  |  |  |  |
| SOSEL (Surround Amplifier Input Selection)  Sosel (Surround Amplifier Input Selection)  Sosel (Surround DAC or analog mixer as the source driving the SURROUND output pin amplifier Input Selection)  Surround DACs Default  1 Analog Mixer  Used in conjunction with the OMS (2:0) (0x74 D10:08)), MS (0x20 D08), and MMIX (0x7A D02) bits to set the microphone selection. This bit enables simultaneous recording from MIC_1 and MIC_2 inputs, using a ster microphone array. If the MMIX (0x7A D02) bit is set, this bit is ignored.  2CMIC 2 Channel MIC State  0 Both outputs are driven by the left channel of the selector Default  1 Stereo operation, the left and right channels are driven separately  SPRD (Spread Enable)  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL opera SPRD Spread State  0 No spreading occurs unless activated by jack sense Default  1 The SPDR selector drives the center and LFE outputs from the MONO_OUT  CLDIS Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software or the surround of the surround and the placed into a Hi-Z mode by software or the surround placed into a Hi-Z mode by software or the surround placed into a Hi-Z mode by software or the surround placed into a Hi-Z mode by software or the surround placed into a Hi-Z mode by software or the surround placed into a Hi-Z mode by software or the surround placed into a Hi-Z mode by software or the surround placed into a Hi-Z mode by software or the surround placed into a Hi-Z mode by software or the surround placed into a Hi-Z mode by software or the surround placed into a Hi-Z mode by software or the surround placed into a Hi-Z mode by softwar | SRU                      | Controls all DAC                      | sample rate locking.  |  |  |  |  |  |  |
| SOSEL (Surround Amplifier (Surround PAC or analog mixer as the source driving the SURROUND output pin amplifier (Sore)  Sosel Surround DAC or analog mixer as the source driving the SURROUND output pin amplifier (Sosel Surround DAC)  Surround DACs Default  Analog Mixer  Used in conjunction with the OMS [2:0] (0x74 D10:08]), MS (0x20 D08), and MMIX (0x7A D02) bits to set the microphone selection. This bit enables simultaneous recording from MIC_1 and MIC_2 inputs, using a ster microphone array. If the MMIX (0x7A D02) bit is set, this bit is ignored.  2CMIC 2 Channel MIC State  0 Both outputs are driven by the left channel of the selector Default  1 Stereo operation, the left and right channels are driven separately  SPRD (Spread Enable)  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL opera  SPRD Spread State  0 No spreading occurs unless activated by jack sense Default  1 The SPDR selector drives the center and LFE outputs from the MONO_OUT  CLDIS Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software or   | (Sample Rate Unlock)     | SRU                                   | Surround State  |  |  |  |  |  |  |
| Solects either the surround DAC or analog mixer as the source driving the SURROUND output pin amplified (Surround Amplifier Input Selection)   Surround Source   |                          | 0                                     | All DAC sample rates are locked to the front sample rate  |  |  |  |  |  |  |
| (Surround Amplifier Input Selection)  SoseL Surround Source  O Surround DACs Default  Analog Mixer  Used in conjunction with the OMS [2:0] (0x74 D10:08]), MS (0x20 D08), and MMIX (0x7A D02) bits to set the microphone selection. This bit enables simultaneous recording from MIC_1 and MIC_2 inputs, using a ster microphone array. If the MMIX (0x7A D02) bit is set, this bit is ignored.  2CMIC 2 Channel MIC State  O Both outputs are driven by the left channel of the selector Default  1 Stereo operation, the left and right channels are driven separately  SPRD (Spread Enable)  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL operation of the selector drives the center and LFE outputs from the MONO_OUT  CLDIS Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software of the SURROUND_L/R output pins.   |                          | 1                                     | Front, surround, and LFE sample rates can be set independently Default                            |  |  |  |  |  |  |
| Input Selection)  Surround DACs Analog Mixer  Used in conjunction with the OMS [2:0] (0x74 D10:08]), MS (0x20 D08), and MMIX (0x7A D02) bits to set the microphone selection. This bit enables simultaneous recording from MIC_1 and MIC_2 inputs, using a ster microphone array. If the MMIX (0x7A D02) bit is set, this bit is ignored.  2CMIC  2 Channel MIC State  0 Both outputs are driven by the left channel of the selector Default  1 Stereo operation, the left and right channels are driven separately  SPRD (Spread Enable)  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL operation of the SPRD selector drives the center and LFE outputs from the MONO_OUT  CLDIS  Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software or control to the selection of the surround of the selection of the selector of |                          | Selects either the                    | e surround DAC or analog mixer as the source driving the SURROUND output pin amplifier.           |  |  |  |  |  |  |
| 2CMIC (2-Channel MIC Select)  Used in conjunction with the OMS [2:0] (0x74 D10:08]), MS (0x20 D08), and MMIX (0x7A D02) bits to set the microphone selection. This bit enables simultaneous recording from MIC_1 and MIC_2 inputs, using a ster microphone array. If the MMIX (0x7A D02) bit is set, this bit is ignored.  2CMIC  2 Channel MIC State  0  Both outputs are driven by the left channel of the selector Default  1  Stereo operation, the left and right channels are driven separately  SPRD (Spread Enable)  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL opera  SPRD  Spread State  0  No spreading occurs unless activated by jack sense  Default  The SPDR selector drives the center and LFE outputs from the MONO_OUT  CLDIS  Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software of  |                          | SOSEL                                 | Surround Source   |  |  |  |  |  |  |
| Used in conjunction with the OMS [2:0] (0x74 D10:08]), MS (0x20 D08), and MMIX (0x7A D02) bits to set the microphone selection. This bit enables simultaneous recording from MIC_1 and MIC_2 inputs, using a ster microphone array. If the MMIX (0x7A D02) bit is set, this bit is ignored.  2CMIC  2 Channel MIC State  0 Both outputs are driven by the left channel of the selector Default  1 Stereo operation, the left and right channels are driven separately  SPRD (Spread Enable)  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL opera  SPRD  Spread State  0 No spreading occurs unless activated by jack sense Default  1 The SPDR selector drives the center and LFE outputs from the MONO_OUT  CLDIS  Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software of  | Input Selection)         | 0                                     | Surround DACs Default   |  |  |  |  |  |  |
| (2-Channel MIC Select)  microphone selection. This bit enables simultaneous recording from MIC_1 and MIC_2 inputs, using a stermicrophone array. If the MMIX (0x7A D02) bit is set, this bit is ignored.  2CMIC  2 Channel MIC State  0 Both outputs are driven by the left channel of the selector Default  1 Stereo operation, the left and right channels are driven separately  SPRD (Spread Enable)  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL operates independently and does not affect the LOSEL and HPSEL operates independently and does not affect the LOSEL and HPSEL operates independently and does not affect the LOSEL and HPSEL operates independently and does not affect the LOSEL and HPSEL operates independently and LFE outputs from the MONO_OUT  CLDIS  Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software controls.  |                          | 1                                     | Analog Mixer  |  |  |  |  |  |  |
| microphone array. If the MMIX (0x7A D02) bit is set, this bit is ignored.  2CMIC  2 Channel MIC State  0 Both outputs are driven by the left channel of the selector Default  1 Stereo operation, the left and right channels are driven separately  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL opera  SPRD  Spread State  0 No spreading occurs unless activated by jack sense Default  1 The SPDR selector drives the center and LFE outputs from the MONO_OUT  CLDIS  Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software controls.   | 2CMIC                    |                                       |   |  |  |  |  |  |  |
| 2CMIC  2 Channel MIC State  0 Both outputs are driven by the left channel of the selector Default  1 Stereo operation, the left and right channels are driven separately  SPRD (Spread Enable)  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL operation of the SPRD Spread State  SPRD Spread State  0 No spreading occurs unless activated by jack sense Default  The SPDR selector drives the center and LFE outputs from the MONO_OUT  CLDIS  Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software controls.  | (2-Channel MIC Select)   |                                       |   |  |  |  |  |  |  |
| O Both outputs are driven by the left channel of the selector Default  Stereo operation, the left and right channels are driven separately  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL operation of the SPRD Spread State  No spreading occurs unless activated by jack sense Default  The SPDR selector drives the center and LFE outputs from the MONO_OUT  CLDIS  Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software controls.   |                          | · · · · · · · · · · · · · · · · · · · | ·   |  |  |  |  |  |  |
| SPRD (Spread Enable)  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL opera  SPRD Spread State  No spreading occurs unless activated by jack sense Default The SPDR selector drives the center and LFE outputs from the MONO_OUT  CLDIS  Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software controls.  |                          |                                       |   |  |  |  |  |  |  |
| SPRD (Spread Enable)  This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL operated by SPRD SPRD SPRD SPRD SPRD SPRD SPRD SPRD   |                          |                                       |   |  |  |  |  |  |  |
| This bit enables spreading of 2-channel media to all 6-output channels. This function is implemented in the analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT output channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL opera  SPRD Spread State  0 No spreading occurs unless activated by jack sense Default 1 The SPDR selector drives the center and LFE outputs from the MONO_OUT  CLDIS Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software controls.   |                          | 1                                     |   |  |  |  |  |  |  |
| (Spread Enable)  analog section by using the output selector control lines for the center/LFE, surround, and LINE_OUT outpost channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL opera  SPRD  Spread State  0  No spreading occurs unless activated by jack sense  1  The SPDR selector drives the center and LFE outputs from the MONO_OUT  CLDIS  Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software controls.  | CDDD                     | This his an ablas a                   |   |  |  |  |  |  |  |
| channels. The jack sense pins can also be set up to control (gate) this function, depending on the JSSPRD (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL opera  SPRD Spread State  0 No spreading occurs unless activated by jack sense Default  1 The SPDR selector drives the center and LFE outputs from the MONO_OUT  CLDIS Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software controls.  |                          |                                       |   |  |  |  |  |  |  |
| (see Register 0x72). The SPRD bit operates independently and does not affect the LOSEL and HPSEL opera  SPRD Spread State  0 No spreading occurs unless activated by jack sense Default  1 The SPDR selector drives the center and LFE outputs from the  MONO_OUT  CLDIS Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software controls.   | (Spread Enable)          |                                       |   |  |  |  |  |  |  |
| 0 No spreading occurs unless activated by jack sense Default 1 The SPDR selector drives the center and LFE outputs from the MONO_OUT  CLDIS Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software controls the Hi-Z state of the SURROUND_L/R output pins.   |                          |                                       |   |  |  |  |  |  |  |
| The SPDR selector drives the center and LFE outputs from the MONO_OUT  CLDIS  Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software controls.  |                          | SPRD                                  | Spread State  |  |  |  |  |  |  |
| MONO_OUT  CLDIS  Controls the Hi-Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode by software controls.   |                          | 0                                     | No spreading occurs unless activated by jack sense Default  |  |  |  |  |  |  |
|  |                          | 1                                     |   |  |  |  |  |  |  |
| (C/LI L Output Lindbie)   Of which they are selected as inputs to the Mile_1/2 selector (see the OMS [2.0] bits /40x b [10.00]).   |                          |                                       |   |  |  |  |  |  |  |
| CLDIS C/LFE Output State   | (C) Li L Output Lilabie) |                                       |   |  |  |  |  |  |  |
| 0 Outputs enabled Default  |                          |                                       |   |  |  |  |  |  |  |
|  |                          |                                       | Outputs tristated   |  |  |  |  |  |  |

| Register   | Function   |  |                           |
|--|--|--|---------------------------|
| DMIX [1:0]<br>(DOWN MIX Mode<br>Select)            | the full content of 5.1 or c                           | xing of the center, LFE, and/or surround channels into the mi<br>luad media to be played through stereo headphones or spea<br>rol (gate) this function depending on the JSODMx and JS1DM | kers. The jack sense pins |
|  | DMIX [1:0]   | Down-Mix State   | Default                   |
|  | 0x   | No down-mix unless activated by jack sense   | Default                   |
|  | 10   | Selects 6-to-4 down mix. The center and LFE channels are summed equally into the Mixer L/R channels  |                           |
|  | 11   | Selects 6-to-2 down mix. In addition to the center and LFE channels, the SURROUND channels are summed into the mixer L/R channels  |                           |
| SODIS<br>(Surround Output                          |  | the SURROUND output pins. Pins are placed into a Hi-Z mode<br>inputs to the LINE_IN selector (see the LISEL [1:0] bits 0x76 E  |                           |
| Enable)  | CLDIS  | SURROUND_OUT State   |                           |
|  | 0  | Outputs enabled  | Default                   |
|  | 1  | Outputs three-stated (Hi-Z)  |                           |
| MSPLT (RO)<br>(Mute Split)                         | Separates the left and rigl indicating that mute split | nt mutes on all volume registers. This bit is read-only 1 (one) or is always enabled.  | on the AD1986A,           |
| AC '97NC (RO)<br>(AC '97 No Compatibility<br>Mode) | Changes addressing to Al<br>indicating that ADI addre  | DI model (vs. true AC '97 definition). This bit is read-only 1 (on ssing is always enabled.  | ne) on the AD1986A,       |
| DACZ   | Determines DAC data fill (                             | under starved condition.   |                           |
| (DAC Zero-Fill)                                    | DACZ   | DAC Fill State   |                           |
|  | 0  | DAC data is repeated when DACs are starved for data  | Default                   |
|  | 1  | DAC data is zero-filled when DACs are starved for data   |                           |
| Х  | Reserved.  |  | Default: 0                |

## **ADVANCED JACK SENSE (REGISTER 0x78)**

All register bits are read/write except for JSxST bits, which are read only. **Important:** Refer to Table 116 to understand how JACK\_SENSE\_A and JACK\_SENSE\_B codec pins translate to JS7...JS2.

| Reg  | Name       | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7   | D6 | D5  | D4  | D3  | D2  | D1  | D0  | Default |
|------|------------|-----|-----|-----|-----|-----|-----|-----|-----|------|----|-----|-----|-----|-----|-----|-----|---------|
| 0x78 | Advanced   | JS7 | JS7 | JS6 | JS6 | JS5 | JS5 | JS4 | JS4 | JS4- | Х  | JS3 | JS2 | JS3 | JS2 | JS3 | JS2 | 0xxxxx  |
|      | Jack Sense | ST  | INT | ST  | INT | ST  | INT | ST  | INT | 7H   |    | MD  | MD  | ST  | ST  | INT | INT |         |

#### Table 107.

| Register              | Function   |  |   |                             |
|-----------------------|--|--|---|-----------------------------|
| JS [7:2] INT          | clear this bit by<br>Interrupts are<br>Interrupt to the<br>Interrupt imple | JSx has generated an interrupt. Remains se<br>y writing a 0 to it.<br>generated by valid state changes of JSx.<br>e system is actually an OR combination of the<br>ementation path is selected by the INTS bit<br>sole to generate a software system interrupt | this bit and JS7 JS0 INT.<br>(Register 0x74). | pt; that is, JSx ISR should |
|                       | JS [7:4] INT   | Read   | Write   | Default                     |
|                       | 0  | JSx logic is not interrupted   | Clears JSx interrupt                          | Default                     |
|                       | 1  | Sx logic interrupted   | Generates a software interrupt                |                             |
| JS [7:4] ST (RO)      | This bit always r  | eports the logic state of JS7 through JS4 d  | etection logic.                               |                             |
|                       | JS [7:4] ST  | Jack State   | 2 74  |                             |
|                       | 0  | No jack present  | 3   |                             |
|                       | 1  | Jack detected  | Olli  |                             |
| JS [3:2] MD           | This bit selects t   | he operation mode for JS2 and JS3.   |   |                             |
|                       | JS [3:2] MD  | Interrupt Mode   |   |                             |
|                       | 0  | Jack Sense Mode—jack sense state requ  | ires software polling                         | Default                     |
|                       | 1  | Interrupt Mode—jack sense events will  | generate interrupts                           |                             |
| JS [4–7]<br>Interrupt |  | he audio interrupt implementation path (for the generated interrupt.   | or JS4 to 7). This bit does not generate      | an interrupt, rather it     |
| Mode Select           | JS4 to 7   | Interrupt Mode—JS4 to 7  |   |                             |
|                       | 0  | Bit 0 Slot 12 (modem interrupt)  |   | Default                     |
|                       | 1  | Slot 6 valid bit (MIC ADC interrupt)   |   |                             |
| Х                     | Reserved   |  |   | Default: 0                  |

#### MISC CONTROL BITS 3 (REGISTER 0x7A)

| Reg  | Name         | D15    | D14    | D13    | D12   | D11    | D10     | D9     | D8      | D7 | D6 | D5 | D4     | D3  | D2   | D1 | D0 | Default |
|------|--------------|--------|--------|--------|-------|--------|---------|--------|---------|----|----|----|--------|-----|------|----|----|---------|
| 0x7A | Misc Control | JSINVB | HPSEL1 | HPSEL0 | LOSEL | JSINVA | LVREF 2 | LVREF1 | LVREF 0 | x  | х  | х  | LOHPEN | GPO | MMIX | х  | x  | 0x0000  |
|      | Bits 3       |        |        |        |       |        |         |        |         |    |    |    |        |     |      |    |    |         |

#### Table 108.

| Register | Function |   |  |
|----------|----------|---|--|
| MMIX     |          | ,   | IS [2:0] (0x74 D10:08), MS (0x20 D08), and 2CMIC (0x76 D06) bits to mix the microphone MMIX bit is set, the 2CMIC and MS bits are ignored. |
|          | MMIX     | Function                                    | Default  |
|          | 0        | Microphone<br>channels are not<br>mixed     | Default  |
|          | 1        | The left/right chann                        | els from the microphone selector are mixed   |
|          |          | Sets the state of the                       | GPO pin  |
| GPO      | GPO      | Function                                    |  |
|          | 0        | GPO pin is at logic low (DV <sub>SS</sub> ) | Default  |
|          | 1        | GPO pin is at logic high (DVDD)             |  |

| Register                             | Function      |   |
|--------------------------------------|---------------|---|
| LOHPEN                               |               | e headphone drive on the LINE_OUT pins. Disabling the headphone drive is the same as powering it down (see t (0x26 D14)).   |
|                                      | LOHPEN        | Function  |
|                                      | 0             | LINE_OUT Default headphone drive is disabled LINE_OUT   |
|                                      |               | headphone drive is enabled  |
| LVREF [2:0]<br>(Line In<br>VREF_OUT) | the connec    | oltage/state of the LINE_IN VREF_OUT signal. VREF_OUT is used to power microphone style devices plugged into cted jack circuitry. The VREF_OUT pin must be connected to both the left and right channels through external of function properly. Selections other than those defined are invalid and should not be programmed. |
|                                      |               | LINE_IN VREF_OUT Setting  |
|                                      | LVREF         |   |
|                                      | [2:0]         | 5.0 AV <sub>DD</sub>  |
|                                      | 000           | Hi-Z Default  |
|                                      | 001           | 2.25 V  |
|                                      | 010           | 2.25 V<br>0V<br>3.70 V  |
|                                      | 100           | 3.70 V  |
| LOSEL<br>(LINE_OUT<br>Amplifiers     | to allow sv   | ows the LINE_OUT output amplifiers to be driven by the mixer or the surround DACs. The main purpose for this is vapping of the front and surround channels to make better use of the SURR/HP_OUT output amplifiers. This bit rmally be used in tandem with the HPSEL bit (following in table).                                |
| Input Select)                        | LOSEL         | LINE_OUT Select   |
|                                      | 0             | LINE_OUT Default amplifiers are   |
|                                      |               | driven by the   |
|                                      |               | analog mixer  |
|                                      |               | outputs   |
|                                      | 1             | LINE_OUT  |
|                                      |               | amplifiers are driven by the  |
|                                      |               | surround DAC  |
| JSINVA                               | SENSE_A: S    | Select the style of switch used on the audio jacks connected to Sense A.  |
| Jack Sense<br>Invert                 | JSINVA        | Jack Sense Invert—SENSE_A   |
|                                      | 0             | SENSE_A Default   |
|                                      |               | configured for  |
|                                      |               | normally-open   |
|                                      |               | (NO) switches   |
|                                      | 1             | SENSE_A configured for  |
|                                      |               | normally-closed   |
|                                      |               | (NC) switches   |
| HPSEL [1:0]                          | This bit allo | ows the headphone power amps to be driven from the surround DACs, C/LFE DACs, or from the mixer outputs.  |
| (Headphone                           | HPSEL         |   |
| Amplifier                            | [1:0]         | HP_OUT Selection  |
| Input Select)                        | 00            | Outputs are Default driven by the mixer outputs   |
|                                      | 01            | Outputs are driven by the surround DACs   |
|                                      | 1x            | Outputs are driven by the C/LFE DACs  |

| Register    | Function   |  |  |
|-------------|------------|--|--|
| JSINVB      | SENSE_B: S | Select the style of switch used on the audio jacks connected to Sense B. |  |
| (Jack Sense | JSINVB     | Jack Sense Invert—SENSE_B  |  |
| Invert)     | 0          | JACK_SENSE_B Default configured for normally-open (NO) switches          |  |
|             | 1          | JACK_SENSE_B configured for normally-closed (NC) switches                |  |
| х           | Reserved.  | . Default: 0   |  |

## **VENDOR ID REGISTERS (REGISTER 0x7C to 0x7E)**

| Reg  | Name           | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7   | D6   | D5   | D4   | D3   | D2   | D1   | D0   | Default |
|------|----------------|-----|-----|-----|-----|-----|-----|----|----|------|------|------|------|------|------|------|------|---------|
| 0x7C | Vendor<br>ID 1 | F7  | F6  | F5  | F4  | F3  | F2  | F1 | F0 | S7   | S6   | S5   | S4   | S3   | S2   | S1   | S0   | 0x4144  |
| 0x7E | Vendor<br>ID 2 | T7  | T6  | T5  | T4  | T3  | T2  | T1 | T0 | REV7 | REV6 | REV5 | REV4 | REV3 | REV2 | REV1 | REV0 | 0x5378  |

## Table 109.

| Register  | Function   |
|-----------|--|
| S [7:0]   | This register is ASCII encoded to A.                   |
| F [7:0]   | This register is ASCII encoded to D.                   |
| T [7:0]   | This register is ASCII encoded to S.                   |
| REV [7:0] | This register is set to 0x78, identifying the AD1986A. |

## CODEC CLASS/REVISION REGISTER (REGISTER 0x60)

| Reg   | Name               | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  | Default |
|-------|--------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|---------|
| 0x601 | Codec<br>Class/Rev | Х   | х   | X   | CL4 | CL3 | CL2 | CL1 | CL0 | RV7 | RV6 | RV5 | RV4 | RV3 | RV2 | RV1 | RV0 | 0x0002  |

#### Table 110.

| Register   | Function                           |   | Default    |
|--|------------------------------------|---|------------|
| RV [7:0]<br>(Revision ID:<br>(RO))                 | value. This field s                | y a device specific revision identifier. The vendor chooses this value. Zero is an acceptable should be viewed as a vendor defined extension to the codec ID. This number changes stepping of the same codec ID. This number will increment with each stepping/rev. of the  |            |
| CL [4:0]<br>(Codec<br>Compatibility<br>Class (RO)) | compatibility for to determine ver | Il return 0x00 from this register. This is a codec vendor specific field to define software the codec. Software reads this field together with codec vendor ID (Register 0x7C-0x7E) and or-specific programming interface compatibility. Software can rely on vendor specific r to be compatible among vendor codecs of the same class. |            |
|  | 0x00                               | Field not implemented   |            |
|  | 0x01-0x1F                          | Vendor-specific compatibility class code  |            |
| Х  | Reserved.                          |   | Default: 0 |

### PCI SUBSYSTEM VENDOR ID REGISTER (REGISTER 0x62, PAGE 01)

This register is only reset by power-on. It is used by the BIOS to store configuration information (per AC '97 Revision 2.3 specification) and must not be reset by soft or hardware resets.

| Reg   | Name        | D15   | D14   | D13   | D12   | D11   | D10   | D9   | D8   | D7   | D6   | D5   | D4   | D3   | D2   | D1   | D0   | Default |
|-------|-------------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------|---------|
| 0x621 | PCI<br>SVID | PVI15 | PVI14 | PVI13 | PVI12 | PVI11 | PVI10 | PVI9 | PVI8 | PVI7 | PVI6 | PVI5 | PVI4 | PVI3 | PVI2 | PVI1 | PVI0 | 0xFFFF  |

#### Table 111.

| Register   | Function   |
|------------|--|
| PVI [15:0] | Optional per AC '97 specifications, should be implemented as read/write on AD1986A.                                    |
| PCI Sub    | This field provides the PCI subsystem vendor ID of the audio or modem subassembly vendor (that is, CNR manufacturer,   |
| System     | motherboard vendor). This is not the codec vendor PCI vendor ID or the AC '97 controller PCI vendor ID. If data is not |
| Vendor ID  | available it returns 0xFFFF.   |

### PCI SUBSYSTEM DEVICE ID REGISTER (REGISTER 0x64, PAGE 01)

This register is only reset by power-on. It is used by the BIOS to store configuration information (per AC'97 v2.3 specification) and must not be reset by soft or hardware resets.

| Reg   | Name    | D15  | D14  | D13  | D12  | D11  | D10  | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  | Default |
|-------|---------|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|---------|
| 0x641 | PCI SID | PI15 | PI14 | PI13 | PI12 | PI11 | PI10 | PI9 | PI8 | PI7 | PI6 | P15 | PI4 | PI3 | PI2 | PI1 | PI0 | 0xFFFF  |

#### Table 112.

| Register    | Function  |
|-------------|---|
| PI [15:0]   | Optional per AC '97 specifications, should be implemented as read/write on the AD1986A. This field provides the PCI           |
| (PCI Vendor | subsystem ID of the audio or modem subassembly (that is, CNR model, motherboard SKU). This is not the codec vendor PCI        |
| ID)         | ID or the AC '97 controller PCI ID. Information in this field must be available, because the AC '97 controller reads when the |
|             | codec ready is asserted in the AC link. If data is not available, it should return 0xFFFF.                                    |

## **FUNCTION SELECT REGISTER (REGISTER 0x66, PAGE 01)**

This register is used to select which function (analog I/O pins), information and I/O (0x6801), and sense (0x6A01) registers apply to it.

The AD1986A associates FC = 0x0 with surround functions and FC = 0x01 with front functions. These are changed in the AD1986A to align with the device pinout and to separate LINE\_OUT functions.

| Reg   | Name               | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4  | D3  | D2  | D1  | D0  | Default |
|-------|--------------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|-----|-----|-----|-----|-----|---------|
| 0x661 | Function<br>Select | Х   | Х   | Х   | Х   | х   | х   | х  | х  | х  | х  | х  | FC3 | FC2 | FC1 | FC0 | T/R | 0x0000  |

#### Table 113.

| Register                              | Function   |   |  |
|---------------------------------------|--|---|--|
| T/R<br>(FIP or Ring<br>Selection Bit) | selector bit toge<br>confirm selection<br>should report th | ch jack conductor the sense value is measured from. Software ther with the I/O number in bits FC [3:0]. Once software progrand in and implementation, it will access the rest of the bits fields in erelevant function and sense information when T/R is set to C (68, Bit O reports no function information present) when T/R is | ams the value and properly reads it back to<br>n the descriptor. Mono inputs and outputs<br>) (tip). The FIP bit should report 0 (Page |
|                                       | T/R  | Function  |  |
|                                       | 0  | Tip (left channel)  | Default  |
|                                       | 1  | Ring (right channel)  |  |
| FC [3:0]<br>Function Code<br>Bits     | AC '97 Revision 2<br>with the tip/ring<br>implementation   | y the type of audio function described by this page. These bit 2.2 defined I/O capabilities. Software will program the corresp selector bit T/R. Once software programs the value and properit will access the rest of the bits fields in the descriptor.   | onding I/O number in this field together<br>erly reads it back to confirm selection and  |
|                                       | FC [3:0]   | Function  | Default  |
|                                       | 0x0  | DAC 1 (master out). maps to front DACs (L/R)  | Default  |
|                                       | 0x1  | DAC 2 (AUX out). maps to surround DACs (L/R)  |  |
|                                       | 0x2  | DAC 3 (C/LFE). maps to C/LFE DACs   |  |
|                                       | 0x3  | S/P-DIF out   |  |
|                                       | 0x4  | Phone in  |  |
|                                       | 0x5  | MIC_1 (Mic select = 0)  |  |
|                                       | 0x6  | MIC_2 (Mic select = 1)  |  |
|                                       | 0x7  | Line in   |  |
|                                       | 0x8  | CD in   |  |
|                                       | 0x9  | Video in  | Not supported on the AD1986A   |
|                                       | 0xA  | Aux in  |  |
|                                       | 0xB  | Mono out  |  |
|                                       | 0xC  | Headphone ut  |  |
|                                       | 0xD-0xF  | Reserved  |  |
| х                                     | Reserved.  |   | Default: 0   |

## INFORMATION AND I/O REGISTER (REGISTER 0x68, PAGE 01)

This address represents multiple registers (one for each supported function code (FC [3:0] bits (0x66 D [04:01])). These values are only reset by power-on. It is used by the BIOS to store configuration information (per AC '97 Revision 2.3 specifications) and must not be reset by soft or hardware resets.

| Reg   | Name                | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7  | D6  | D5  | D4 | D3 | D2 | D1 | D0  | Default |
|-------|---------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|----|----|----|----|-----|---------|
| 0x681 | Information and I/O | G4  | G3  | G2  | G1  | G0  | INV | DL4 | DL3 | DL2 | DL1 | DL0 | IV | Х  | х  | Х  | FIP | 0xxxxx  |

Table 114.

| Register   | Function  |   |  |  |  |  |  |  |
|--|---|---|--|--|--|--|--|--|
| FIP (RO)<br>(Function<br>Information<br>Present) | codec default. When set to a 1, this bit indicates that the G [4:0], INV, DL [4:0] (in Register 0x681), and ST [2:0] (in Register 0x6A1) bits are supported and are read/write capable. This bit set to a 0 indicates that the G [4:0], INV, DL [4:0], and ST [2:0] bits are not supported, and are read-only with a value of 0. Mono inputs and outputs report the relevant function and sense information when T/R is set to 0 (tip). The FIP bit reports a 0 (Page 0x01, Register 0x68, Bit 0 reports no function information present) when T/R is set to a 1 on a mono input or output. |   |  |  |  |  |  |  |
|  | FIP Function  |   |  |  |  |  |  |  |
|  | 0   | Function information not supported Power-on default Function information supported  |  |  |  |  |  |  |
| IV<br>(Information                               | Indicates whether a sensing method is provided by the codec and if information field is valid. This field is updated by the codec.  |   |  |  |  |  |  |  |
| Valid Bit)                                       | IV  | Function  |  |  |  |  |  |  |
|  | 0   | After codec reset de-assertion, it indicates the codec does not provide sensing logic and this bit will be read-<br>only. A completed sense cycle indicates that no information is provided on the sensing method.  |  |  |  |  |  |  |
|  | 1   | After codec reset de-assertion, it indicates the codec provides sensing logic for this I/O and this bit is read/write. After clearing this bit by writing 1, when a sense cycle is completed indicates that there is valid information in the remaining descriptor bits. Writing 0 to this bit has no effect.   |  |  |  |  |  |  |
| DL [4:0]<br>(Buffer<br>Delays,<br>Read/Write)    | the codec. T<br>Software will<br>recorded. Th<br>AC link fram<br>this is from v<br>to analog pa<br>rate, with mi<br>delay and Fli<br>will be delay  | representing a delay measurement for the input and output channels. The default value is the delay internal to the BIOS can add to this value the known delays external to the codec, such as for an external amplifier or logic. I use this value to accurately calculate audio stream position with respect to what is been reproduced or nese values are in 20.83 microsecond (1/48000 second) units. For output channels, this timing is from the end of e in which the sample is provided, until the time the analog signal appears at the output pin. For input streams, when the analog signal is presented at the pin until the representative sample is provided on the AC link. Analog of this are not considered in this measurement. The measurement is a typical measurement, at a 48 kHz sample inimal in-codec processing (that is, 3D effects are turned off.) An example of an audio output delay is filter group FO or other sample buffers in the path. When an audio PCM sample is written to the codec in an AC '97 frame it to be of the output pin is updated to that value. |  |  |  |  |  |  |
|  | DL [4:0]  | Function  |  |  |  |  |  |  |
|  | 0x00  | Information not provided  |  |  |  |  |  |  |
|  | 0x01-0x1E   | Buffer delay: 20.83 μs per unit   |  |  |  |  |  |  |
|  | 0x1F  | Reserved  |  |  |  |  |  |  |
| INV<br>(Inversion                                |   | at the codec presents a 180° phase shift to the signal. This bit is only reset by a power-on reset, since it is typically ne system BIOS and is not reset by codec hard or soft resets as long as power remains applied to the codec.   |  |  |  |  |  |  |
| Bit,   | INV   | Function  |  |  |  |  |  |  |
| Read/Write,<br>Codec                             | 0   | No phase shift Signal is shifted by 180° from the source signal   |  |  |  |  |  |  |
| Default)   | 1   | Signal is sillifed by 100 110111 the source signal  |  |  |  |  |  |  |

| Register                               | Function   |          |   |  |  |  |  |  |  |  |
|--|--|----------|---|--|--|--|--|--|--|--|
| G [4:0]<br>(Gain Bits<br>(Read/Write)) | The codec updates these bits with the gain value (dB relative to level-out) in 1.5 dBV increments, not including the volume control gains. For example, if the volume gain is to 0 dB, then the output pin should be at the 0 dB level. Any difference in the gain is reflected here. When relevant, the BIOS updates this bit to take into consideration external amplifiers or other external logic that it knows about. G [3:0] indicates the magnitude of the gain. G [4] indicates whether the value is a gain or attenuation—essentially it is a sign bit. These bits are only reset by a power-on reset because they are typically written by the system BIOS and are not reset by codec hard or soft resets as long as power remains applied to the codec. |          |   |  |  |  |  |  |  |  |
|  | G4   | G [3:0]  | Gain/Attenuation (dB Relative to Level-Out) |  |  |  |  |  |  |  |
|  | 0  | 0000     | 0 dB  |  |  |  |  |  |  |  |
|  |  | 0001     | +1.5 dB                                     |  |  |  |  |  |  |  |
|  | 0  |          | +1.5 dB × G [3:0]                           |  |  |  |  |  |  |  |
|  |  | 1111     | +24.0 dB                                    |  |  |  |  |  |  |  |
|  |  | 0001     | −1.5 dB                                     |  |  |  |  |  |  |  |
|  | 1  |          | $-1.5 \text{ dB} \times \text{G}$ [3:0]     |  |  |  |  |  |  |  |
|  |  | 1111     | -24.0 dB                                    |  |  |  |  |  |  |  |
|  | х  | Reserved | Default: 0                                  |  |  |  |  |  |  |  |

### **SENSE REGISTER (REGISTER 0x6A, PAGE 01)**

This address represents multiple registers (one for each supported function code (FC [3:0] bits (0x66 D [04:01])). The ST [2:0] bits are only reset by power-on. They are used by the BIOS to store configuration information (per AC '97 Revision 2.3 specifications) and must not be reset by soft, hard, or hardware resets. The remaining bits are the result of the last sense operation performed by the impedance sensing circuitry.

| Reg   | Name              | D15 | D14 | D13 | D12 | D11 | D10       | D9 | D8 | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  | Default |
|-------|-------------------|-----|-----|-----|-----|-----|-----------|----|----|-----|-----|-----|-----|-----|-----|-----|-----|---------|
| 0x6A1 | Sense<br>Register | ST2 | ST1 | ST0 | S4  | S3  | <b>S2</b> | S1 | S0 | OR1 | OR0 | SR5 | SR4 | SR3 | SR2 | SR1 | SR0 | 0xxxxx  |

#### Table 115.

| Register                                    | Function  |  | Default |  |  |  |  |  |
|---|---|--|---------|--|--|--|--|--|
| SR [5:0] (RO)<br>(Sense Result<br>Bits, RO) |   | e bits are used to report a vendor specific fingerprint or value (resistance, impedance, or ance). Used with the OR bits which are the multiplying factor. |         |  |  |  |  |  |
| OR [1:0] (RO)<br>(Order Bits)               | These bits indicate the order the sense result bits SR [5:0] are using. For example, if measuring resistance SR = $1/OR = 11$ : the result is $1 \text{ k}\Omega$ .   |  |         |  |  |  |  |  |
|   | OR [1:0] Order Value  |  |         |  |  |  |  |  |
|   | 00  | 100—SR bits indicate the actual impedance in ohms  | Default |  |  |  |  |  |
|   | 01  | $10^{1}$ —SSR bits indicate the impedance in ohms $\times$ 10  |         |  |  |  |  |  |
|   | 10  | $10^2$ —SR bits indicate the impedance in ohms $\times$ 100  |         |  |  |  |  |  |
|   | 11  | 10 <sup>3</sup> —SSR bits indicate the impedance in ohms × 1,000   |         |  |  |  |  |  |
| S [4:0] (RO)                                | Sensed bits meaning relates to the I/O being sensed as input or output. Read-only. Sensed bits (when output sense cycle initiated). This field allows for the reporting of the type of output peripheral/device plugged in the jack. Values specified below should be interrogated with the SR [5:0] and OR [1:0] for accurate reporting. |  |         |  |  |  |  |  |
|   | S [4:0]   | Sense Value  |         |  |  |  |  |  |
|   | 0x00  | Data not valid. Indicates that the reported value(s) is invalid  |         |  |  |  |  |  |
|   | 0x01  | No connection. Indicates that there are no connected devices   | Default |  |  |  |  |  |
|   | 0x02  | Indicates a specific fingerprint value for devices that are not specified or are unknown   |         |  |  |  |  |  |
|   | 0x03  | Speakers (8 Ω)   |         |  |  |  |  |  |
|   | 0x04  | Speakers (4 Ω)   |         |  |  |  |  |  |
|   | 0x05  | Powered speakers   |         |  |  |  |  |  |
|   | 0x06  | Stereo headphone   |         |  |  |  |  |  |
|   | 0x07  | SPDIF out (electrical)   |         |  |  |  |  |  |
|   | 0x08  | SPDIF out (TOS)  |         |  |  |  |  |  |

| Register   | Function  |  | Default             |  |  |  |  |  |  |
|--|---|--|---------------------|--|--|--|--|--|--|
|  | 0x09  | Mono headset (mono speaker left channel and mic. Read Functions 5 and 6 for matching microphone)   |                     |  |  |  |  |  |  |
|  | 0x0A  | Allows a vendor to report sensing other type of devices/peripherals. SR [5:0] together with OR [1:0] provide information regarding the type of device sensed   |                     |  |  |  |  |  |  |
|  | 0x0B-0x0E   | Reserved   |                     |  |  |  |  |  |  |
|  | 0x0F  | Unknown (use fingerprint)  |                     |  |  |  |  |  |  |
|  | 0x10-0x1F   | Reserved   |                     |  |  |  |  |  |  |
| S [4:0] (RO)   | Sensed bits (when input sense cycle initiated). This field allows for the reporting of the type of input peripheral/device plugged in the jack. Specified values should be interrogated with the SR [5:0] and OR [1:0] bits for accurate reporting. |  |                     |  |  |  |  |  |  |
|  | ST [2:0]  | Sense Value  |                     |  |  |  |  |  |  |
|  | 0x10  | Data not valid. Indicates that the reported value(s) is invalid  |                     |  |  |  |  |  |  |
|  | 0x11  | No connection. Indicates that there are no connected devices   | Default             |  |  |  |  |  |  |
|  | 0x12  | Indicates a specific fingerprint value for devices that are not specified or are unknown   |                     |  |  |  |  |  |  |
|  | 0x13  | Microphone (mono)  |                     |  |  |  |  |  |  |
|  | 0x14  | Microphone (stereo)  |                     |  |  |  |  |  |  |
|  | 0x15  | Stereo line in (CE device attached)  |                     |  |  |  |  |  |  |
|  | 0x16  | Mono line in (CE device attached)  |                     |  |  |  |  |  |  |
|  | 0x17  | SPDIF In (electrical)  |                     |  |  |  |  |  |  |
|  | 0x18  | SPDIF In (TOS)   |                     |  |  |  |  |  |  |
|  | 0x19  | Stereo line in (CE device attached)  Mono line in (CE device attached)  SPDIF In (electrical)  SPDIF In (TOS)  Headset (mono speaker left channel and mic.) Read Functions 0 to 3 for matching DAC out   |                     |  |  |  |  |  |  |
|  | 0x1A  | Allows a vendor to report sensing other types of devices/peripherals. SR [5:0] together with OR [1:0] provide information regarding the type of device sensed  |                     |  |  |  |  |  |  |
|  | 0x1B-0x1E   | Reserved   |                     |  |  |  |  |  |  |
|  | 0x1F  | Unknown (use fingerprint)  |                     |  |  |  |  |  |  |
| ST [2:0]<br>(Connector/Jack<br>location Bits,<br>Read/Write) | power-on reset b  | es the location of the jack in the system. This field is updated by the BIOS. These bits a ecause it is typically written by the system BIOS and is not reset by codec hard or soft oplied to the codec. |                     |  |  |  |  |  |  |
|  | ST [2:0]  | Jack Location  |                     |  |  |  |  |  |  |
|  | 0x0   |  | Power-on<br>default |  |  |  |  |  |  |
|  | 0x1   | Front panel  |                     |  |  |  |  |  |  |
|  | 0x2   | Motherboard  |                     |  |  |  |  |  |  |
|  | 0x3   | Dock/external  |                     |  |  |  |  |  |  |
|  | 0x4-0x6   | Reserved   |                     |  |  |  |  |  |  |
|  | 0x7   | No connection/unused I/O   |                     |  |  |  |  |  |  |

## **JACK PRESENCE DETECTION**

The AD1986A uses two jack sense lines for presence detection on up to eight external jacks. These lines, combined with the device detection circuitry, enable software to determine whether there is a device plugged into the circuit and what type of device it is. With this feature, software can reconfigure jacks and amplifiers as necessary to ensure proper audio operation.

Jack presence is detected using a resistor tree arrangement. Up to four jacks can be sensed on a single sense line by using a different value resistance for each jack between the sense line and ground (AV $_{SS}$ ). Each sense line must have a single 2.49  $k\Omega$  1% resistor connected between the sense line and AV $_{DD}$ . The specific resistor values for each jack are shown in Table 116. One percent tolerance resistors should be used for all jack presence circuitry to ensure accurate detection.

#### **AUDIO JACK STYLES (NC/NO)**

The jack sense lines on the AD1986A can be programmed for use with normally-open (NO) or normally closed (NC) switch types. Current standard stereo audio jacks have wrap-back pins that are normally closed. New audio jacks use isolated, normally open switches, which are required for resistive ladder jack presence detection. Each sense group (A or B) must have the same style of jack for presence detection to function correctly. However, the group (A or B) sense type can be programmed separately to accommodate systems with different styles of jacks on the front versus rear panel.

The AD1986A defaults to the isolated, normally open switch types on power-up. The jack sense style for SENSE\_A is controlled by the JSINVA bit (Register 0x7A Bit D11). The jack

sense style for SENSE\_B is controlled by the JSINVB bit (Register 0x7A Bit D15). Writing a 1 to these bits will configure the corresponding sense circuit for normally closed instead of normally open switch types.

Wrap-back jacks cannot be used in microphone-capable circuits. For this reason isolated switches are recommended. The codec defaults to sensing No style switches and this method is preferred.

#### **Normally-Open Switches**

If a connection is not present, do not install the sense resistor pertaining to that connection.

If a connection is present, but there is no related switch (such as an internal connection), install the sense resistor pertaining to that connection.

#### **Normally Closed Switches**

Connections capable of MIC bias require isolated switches to function correctly. When using normally closed, wrap-back switches, the jack resistor must be split into two values. One value connects the sense line to the jack switch and the other connects the related audio connection to AV<sub>SS</sub>. The total resistance (sense line to AV<sub>SS</sub>) must equal the value specified in Table 116.


If a connection is not present, install the sense resistors pertaining to that connection.

If a connection is present, but there is no related switch (such as an internal connection), do not install the sense resistors pertaining to that connection.


Table 116. Jack Sense Mapping

|                         |          | JACK_SENSE | _ <b>A</b> |          | JACK_SENSE_B |     |
|-------------------------|----------|------------|------------|----------|--------------|-----|
| Resister (1% tolerance) | Mnemonic | Jack       | JS         | Mnemonic | Jack         | JS  |
| 4.99 kΩ                 |          | D          | JS7        | LINE OUT | Н            | JS0 |
| 10.0 kΩ                 | LINE IN  | С          | JS4        | C/LFE    | G            | JS3 |
| 20.0 kΩ                 | MIC_1/2  | В          | JS5        | SURROUND | F            | JS2 |
| 40.2 kΩ                 | HP_OUT   | Α          | JS1        | AUX IN   | Е            | JS6 |

# MICROPHONE SELECTION/MIXING




# **OUTLINE DIMENSIONS**



#### COMPLIANT TO JEDEC STANDARDS MS-026-BBC

Figure 4. 48-Lead Low Profile Quad Flat Package [LQFP] (ST-48)



#### COMPLIANT TO JEDEC STANDARDS MO-220-VKKD-2

Figure 5. 48-Lead Lead Frame Chip Scale Package {LFCSP\_VQ}
7 × 7 mm Body, Very Thin Quad
(CP-48-1)
Dimensions shown in millimeters

### **ORDERING GUIDE**

| ONDENING GOIDE                |                   |                        |                |
|-------------------------------|-------------------|------------------------|----------------|
| Model                         | Temperature Range | Package Description    | Package Option |
| AD1986AJSTZ <sup>1</sup>      | 0°C to 70°C       | 48-Lead LQFP, Tray     | ST-48          |
| AD1986AJSTZ-REEL <sup>1</sup> | 0°C to 70°C       | 48-Lead LQFP, Reel     | ST-48          |
| AD1986ABSTZ <sup>1</sup>      | -40°C to +85°C    | 48-Lead LQFP, Tray     | ST-48          |
| AD1986ABSTZ-REEL <sup>1</sup> | -40°C to +85°C    | 48-Lead LQFP, Reel     | ST-48          |
| AD1986AJCP                    | 0°C to 70°C       | 48-Lead LFCSP_VQ, Tray | CP-48-1        |
| AD1986AJCP-RL                 | 0°C to 70°C       | 48-Lead LFCSP_VQ, Reel | CP-48-1        |
| AD1986AJCPZ <sup>1</sup>      | 0°C to 70°C       | 48-Lead LFCSP_VQ, Tray | CP-48-1        |
| AD1986AJCPZ-RL <sup>1</sup>   | 0°C to 70°C       | 48-Lead LFCSP_VQ, Reel | CP-48-1        |

 $<sup>^{1}</sup>$  Z = Pb-free part.

**NOTES** 

