

## ADC10065 10-Bit 65 MSPS 3V A/D Converter

### **General Description**

The ADC10065 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 10-bit digital words at 65 Megasamples per second (MSPS). This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to provide a complete conversion solution, and to minimize power consumption, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 400 MHz. Operating on a single 3.0V power supply, this device consumes just 68.4 mW at 65 MSPS, including the reference current. The Standby feature reduces power consumption to just 14.1 mW.

The differential inputs provide a full scale selectable input swing of 2.0  $V_{\rm P-P},\,1.5~V_{\rm P-P},\,1.0~V_{\rm P-P},\,$  with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. An internal +1.2V precision bandgap reference is used to set the ADC full-scale range, and also allows the user to supply a buffered referenced voltage for those applications requiring increased accuracy. The output data format is 10-bit offset binary, or two's complement.

This device is available in the 28-lead TSSOP package and will operate over the industrial temperature range of -40°C to +85°C.

#### **Features**

- Single +3.0V operation
- Selectable 2.0 V<sub>P-P</sub>, 1.5 V<sub>P-P</sub>, or 1.0 V<sub>P-P</sub> full-scale input swing
- 400 MHz -3 dB input bandwidth
- Low power consumption
- Standby mode
- On-chip reference and sample-and-hold amplifier
- Offset binary or two's complement data format
- Separate adjustable output driver supply to accommodate 2.5V and 3.3V logic families
- 28-pin TSSOP package


### **Key Specifications**

■ Resolution	10 Bits
Conversion Rate	65 MSPS
■ Full Power Bandwidth	400 MHz
■ DNL	±0.3 LSB (typ)
SNR (f <sub>IN</sub> = 11 MHz)	59.6 dB (typ)
SFDR (f <sub>IN</sub> = 11 MHz)	-80 dB (typ)
Data Latency	6 Clock Cycles
Supply Voltage	+3.0V
■ Power Consumption 65 MHz	68.4 mW

### **Applications**

- Ultrasound and Imaging
- Instrumentation
- Cellular Based Stations/Communications Receivers
- Sonar/Radar
- xDSL
- Wireless Local Loops
- Data Acquisition Systems
- DSP Front Ends


### **Connection Diagram**



# **Ordering Information**

Industrial (-40°C $\leq$ T <sub>A</sub> $\leq$ +85°C)	NS Package
ADC10065CIMT	28 Pin TSSOP
ADC10065CIMTX	28 Pin TSSOP Tape & Reel

## **Block Diagram**



### **Pin Descriptions and Equivalent Circuits** Symbol Pin No. **Equivalent Circuit Description ANALOG I/O** Inverting analog input signal. With a 1.2V reference the full-scale input signal level is 1.0 V<sub>P-P</sub>. This pin may be tied to 12 $V_{IN}$ V<sub>COM</sub> (pin 4) for single-ended operation. Non-inverting analog input signal. With a 1.2V reference the 13 $V_{IN^+}$ full-scale input signal level is 1.0 V<sub>P-P</sub>. Reference input. This pin should be bypassed to $\ensuremath{V_{\text{SSA}}}$ with a $0.1~\mu\text{F}$ monolithic capacitor. $V_{\text{REF}}$ is 1.20V nominal. This pin 6 $V_{REF}$ may be driven by a 1.20V external reference if desired. No. of the second secon $V_{\mathsf{REFT}}$ These pins are high impedance reference bypass pins only. Connect a 0.1 µF capacitor from each of these pins to V<sub>SSA</sub>. $V_{COM}$ These pins should not be loaded. V<sub>COM</sub> may be used to set the input common voltage V<sub>CM</sub>. 8 $V_{\mathsf{REFB}}$ DIGITAL I/O Digital clock input. The range of frequencies for this input is CLK 20 MHz to 65 MHz. The input is sampled on the rising edge 1 of this input. DF = "1" Two's Complement 15 DF DF = "0" Offset Binary This is the standby pin. When high, this pin sets the converter 28 **STBY** into standby mode. When this pin is low, the converter is in active mode. IRS = " $V_{DDA}$ " 2.0 $V_{P-P}$ input range IRS = " $V_{SSA}$ " 1.5 $V_{P-P}$ input range IRS (Input Range IRS = "Floating" 1.0 $V_{P-P}$ input range 5 Select) V<sub>SSI0</sub> If using both $V_{\text{IN}}$ + and $V_{\text{IN}}$ - pins, (or differential mode), then the peak-to-peak voltage refers to the differential voltage $(V_{IN} + - V_{IN} -).$

3

### Pin Descriptions and Equivalent Circuits (Continued) **Symbol Equivalent Circuit** Pin No. Description Digital output data. D0 is the LSB and D9 is the MSB of the 16-20, D0-D9 binary output word. 23-27 ANALOG POWER Positive analog supply pins. These pins should be connected to a quiet 3.0V source and bypassed to analog ground with a 2, 9, 10 $V_{DDA}$ $0.1~\mu F$ monolithic capacitor located within 1 cm of these pins. A 4.7 µF capacitor should also be used in parallel. 3, 11, 14 Ground return for the analog supply. $V_{SSA}$ DIGITAL POWER Positive digital supply pins for the ADC10065's output drivers. This pin should be bypassed to digital ground with a 0.1 $\mu F$ monolithic capacitor located within 1 cm of this pin. A 4.7 μF 22 $V_{DDIO}$ capacitor should also be used in parallel. The voltage on this pin should never exceed the voltage on $\ensuremath{V_{\text{DDA}}}$ by more than The ground return for the digital supply for the output drivers. 21 This pin should be connected to the digital ground, but not V<sub>SSIO</sub> near the analog ground.

### **Absolute Maximum Ratings (Notes 1,**

2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

 $V_{DDA}, V_{DDIO}$  3.9V Voltage on Any Pin to GND -0.3V to  $V_{DDA}$  or  $V_{DDIO} + 0.3V$  Input Current on Any Pin  $\pm 25$  mA Package Input Current (Note 3)  $\pm 50$  mA

**ESD Susceptibility** 

Human Body Model (Note 5) 2500V Machine Model (Note 5) 250V

Soldering Temperature

Package Dissipation at T = 25°C

Infrared, 10 sec. (Note 6)  $235^{\circ}$ C Storage Temperature  $-65^{\circ}$ C to  $+150^{\circ}$ C

### **Operating Ratings**

Operating Temperature Range  $-40^{\circ}\text{C} \le T_{\text{A}} \le +85^{\circ}\text{C}$ V<sub>DDA</sub> (Supply Voltage) +2.7V to +3.6V

V<sub>DDIO</sub> (Output Driver Supply

 $\begin{array}{lll} \mbox{Voltage)} & +2.5\mbox{V to V}_{\mbox{DDA}} \\ \mbox{V}_{\mbox{REF}} & 1.20\mbox{V} \\ \mbox{IV}_{\mbox{SSA}} - \mbox{V}_{\mbox{SIO}} \mbox{I} & \leq 100\mbox{ mV} \\ \mbox{Clock Duty Cycle} & 30\mbox{ to } 70\mbox{ \%} \end{array}$ 

NOTE: Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to maximum ratings for extended periods may affect device reliability

### **Converter Electrical Characteristics**

Unless otherwise specified, the following specifications apply for  $V_{SSA} = V_{SSIO} = 0V$ ,  $V_{DDA} = +3.0V$ ,  $V_{DDIO} = +2.5V$ ,  $V_{IN} = 2$   $V_{P-P}$ , STBY = 0V,  $V_{REF} = 1.20V$ , (External Supply)  $f_{CLK} = 65$  MHz, 50% Duty Cycle,  $C_L = 10$  pF/pin. **Boldface limits apply for T\_A = T\_{MIN} to T\_{MAX}:** all other limits  $T_A = 25^{\circ}C$ .

See (Note 4)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC	CONVERTER CHARACTERISTICS		00		'	
	No Missing Codes Guaranteed		10			Bits
INL	Integral Non-Linearity (Note 12)	F <sub>IN</sub> = 500 kHz, -0 dB Full Scale	-1.0	±0.3	+1.1	LSB
DNL	Differential Non-Linearity	F <sub>IN</sub> = 500 kHz, -0 dB Full Scale	-0.9	±0.3	+0.9	LSB
GE Gain Error	Gain Error	Positive Error	-1.5	+0.4	+1.9	% FS
GE	Gaill Elloi	Negative Error	-1.5	+0.03	+1.9	% FS
OE	Offset Error (V <sub>IN</sub> + = V <sub>IN</sub> -)		-1.4	0.2	+1.7	% FS
	Under Range Output Code			0		
	Over Range Output Code			1023		
FPBW	Full Power Bandwidth			400		MHz
REFERE	NCE AND INPUT CHARACTERISTIC	S	•			
V <sub>CM</sub>	Common Mode Input Voltage		0.5		1.5	V
V <sub>COM</sub>	Output Voltage for use as an input common mode voltage (Note 17)			1.45		V
V <sub>REF</sub>	Reference Voltage			1.2		V
V <sub>REFTC</sub>	Reference Voltage Temperature Coefficient			±80		ppm/°C
C <sub>IN</sub>	$V_{\text{IN}}$ Input Capacitance (each pin to $V_{\text{SSA}}$ )			4		pF
POWER	SUPPLY CHARACTERISTICS					
	Analog Supply Current	STBY = 1		4.7	6.0	mA
$I_{VDDA}$		STBY = 0		22	29	mA
	Digital Supply Current	STBY = 1, f <sub>IN</sub> = 0 Hz		0		mA
I <sub>VDDIO</sub>		STBY 0, f <sub>IN</sub> = 0 Hz		0.97	1.2	mA
DWD	Power Consumption	STBY = 1		14.1	18.0	mW
PWR		STBY = 0		68.4	90	mW

**DC and Logic Electrical Characteristics** Unless otherwise specified, the following specifications apply for  $V_{SSA} = V_{SSIO} = 0V$ ,  $V_{DDA} = +3.0V$ ,  $V_{DDIO} = +2.5V$ ,  $V_{IN} = 2$   $V_{P-P}$ , STBY = 0V,  $V_{REF} = 1.20V$ , (Externally Supplied)  $f_{CLK} = 65$  MHz, 50% Duty Cycle,  $C_L = 10$  pF/pin. **Boldface limits apply for T\_A = T\_{MIN} to T\_{MAX}:** all other limits  $T_A = 25^{\circ}C$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CLK, DF, STBY, SE	ENSE	•				
	Logical "1" Input Voltage		2			V
	Logical "0" Input Voltage				0.8	V
	Logical "1" Input Current				+10	μΑ
	Logical "0" Input Current		-10			μΑ
D0-D9 OUTPUT CI	HARACTERISTICS					
	Logical "1" Output Voltage	$I_{OUT} = -0.5 \text{ mA}$	V <sub>DDIO</sub> -0.2			V
	Logical "0" Output Voltage	I <sub>OUT</sub> = 1.6 mA			0.4	V
DYNAMIC CONVER	RTER CHARACTERISTICS	•				
ENOB	Effective Number of Bits	f <sub>IN</sub> = 11 MHz	9.4, <b>9.3</b>	9.6		Bits
INOB	Effective Number of Bits	f <sub>IN</sub> = 32 MHz	9.3, <b>9.2</b>	9.5		Bits
CND	Signal-to-Noise Ratio	f <sub>IN</sub> = 11 MHz	58.6, <b>58</b>	59.6		dB
SNR	Signal-to-Noise natio	f <sub>IN</sub> = 32 MHz	58.5, <b>57.9</b>	59.3		dB
SINIAD	Signal-to-Noise Ratio + Distortion	f <sub>IN</sub> = 11 MHz	58.3, <b>57.6</b>	59.4		dB
SINAD	Signal-to-Noise Hatto + Distortion	f <sub>IN</sub> = 32 MHz	58, <b>57.4</b>	59		dB
2nd HD		f <sub>IN</sub> = 11 MHz	-75.6, - <b>69.7</b>	-90		dBc
zila HD	2nd Harmonic	f <sub>IN</sub> = 32 MHz	−72.7, <b>−68.9</b>	-82		dBc
	3rd Harmonic	f <sub>IN</sub> = 11 MHz	-66.2, <b>-63</b>	-74		dBc
3rd HD		f <sub>IN</sub> = 32 MHz	-65.4, <b>-63.3</b>	-72		dBc
THD	Total Harmonic Distortion (First 6	f <sub>IN</sub> = 11 MHz	-66.2, <b>-63</b>	-74		dB
	Harmonics)	f <sub>IN</sub> = 32 MHz	-65.4, <b>-63.3</b>	-72		dB
	Spurious Free Dynamic Range	f <sub>IN</sub> = 11 MHz	–75.8, <b>–74.5</b>	-80		dBc
SFDR	(Excluding 2nd and 3rd Harmonic)	f <sub>IN</sub> = 32 MHz	-74.4, <b>-73.3</b>	-80		dBc

### **AC Electrical Characteristics**

Unless otherwise specified, the following specifications apply for  $V_{SSA} = V_{SSIO} = 0V$ ,  $V_{DDA} = +3.0V$ ,  $V_{DDIO} = +2.5V$ ,  $V_{IN} = 2~V_{P-P}$ , STBY = 0V,  $V_{REF} = 1.20V$ , (Externally Supplied)  $f_{CLK} = 65~MHz$ , 50% Duty Cycle,  $C_L = 10~pF/pin$ . **Boldface limits apply for T\_A = T\_{MIN} to T\_{MAX}:** all other limits  $T_A = 25^{\circ}C$ 

	A WIII WAA					
				Тур	Max	
Symbol	Parameter	Conditions	Min	(Note	(Note	Units
			(Note 12)	12)	12)	
CLK, DF,	STBY, SENSE					
f <sub>CLK</sub> 1	Maximum Clock Frequency				65	MHz (min)
f <sub>CLK</sub> 2	Minimum Clock Frequency			20		MHz
t <sub>CH</sub>	Clock High Time			7.69		ns
t <sub>CL</sub>	Clock Low Time			7.69		ns
t <sub>CONV</sub>	Conversion Latency				6	Cycles
	Data Output Delay after a Rising	T = 25°C	2	3.4	5	ns
t <sub>OD</sub>	Clock Edge		1		6	ns
t <sub>AD</sub>	Aperture Delay			1		ns
t <sub>AJ</sub>	Aperture Jitter			2		ps (RMS)
		Differential V <sub>IN</sub> step from				
	Over Range Recovery Time	±3V to 0V to get		1		Clock Cycle
		accurate conversion		- 4		
t <sub>STBY</sub>	Standby Mode Exit Cycle		3,3	20		Cycles

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND =  $V_{SSA} = V_{SSIO} = 0V$ , unless otherwise specified


Note 3: When the voltage at any pin exceeds the power supplies ( $V_{IN} < V_{SSA}$  or  $V_{IN} > V_{DDA}$ ,  $V_{DDIO}$ ), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two.

Note 4: The absolute maximum junction temperature  $(T_J max)$  for this device is 150°C. The maximum allowable power dissipation is dictated by  $T_J max$ , the junction-to-ambient thermal resistance  $(\theta_{JA})$ , and the ambient temperature  $(T_A)$ , and can be calculated using the formula  $P_D MAX = (T_J max - T_A)/\theta_{JA}$ . In the 28-pin TSSOP,  $\theta_{JA}$  is 96°C/W, so  $P_D MAX = 1,302$  mW at 25°C and 677 mW at the maximum operating ambient temperature of 85°C. Note that the power dissipation of this device under normal operation will typically be about 68.6 mW. The values for maximum power dissipation listed above will be reached only when the ADC10065 is operated in a severe fault condition.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor. Machine model is 220 pF discharged through  $0\Omega$ .

Note 6: The 235°C reflow temperature refers to infrared reflow. For Vapor Phase Reflow (VPR) the following conditions apply: Maintain the temperature at the top of the package body above 183°C for a minimum of 60 seconds. The temperature measured on the package body must not exceed 220°C. Only one excursion above 183°C is allowed per reflow cycle. The analog inputs are protected as shown below. Input voltage magnitude up to 500 mV beyond the supply rails will not damage this device. However, input errors will be generated if the input goes above V<sub>DDA</sub> or V<sub>DDIO</sub> and below V<sub>SSA</sub> or V<sub>SSIO</sub>.

Note 7: VCOM is a typical value, measured at room temperature. It is not guaranteed by test.



Note 8: To guarantee accuracy, it is required that  $|V_{DDA}-V_{DDIO}| \le 100 \text{ mV}$  and separate bypass capacitors are used at each power supply pin.

Note 9: With the test condition for 2  $V_{P-P}$  differential input, the 10-bit LSB is 1.95 mV.

Note 10: Typical figures are at T<sub>A</sub> = T<sub>J</sub> = 25°C and represent most likely parametric norms. Test limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 11: Integral Non Linearity is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive and negative full-scale.

Note 12: Timing specifications are tested at TTL logic levels,  $V_{IL} = 0.4V$  for a falling edge, and  $V_{IH} = 2.4V$  for a rising edge.

Note 13: Optimum dynamic performance will be obtained by keeping the reference input in the +1.2V.

Note 14:  $I_{DDIO}$  is the current consumed by the switching of the output drivers and is primarily determined by load capacitance on the output pins, the supply voltage,  $V_{DR}$ , and the rate at which the outputs are switching (which is signal dependent).  $I_{DR} = V_{DR} \times (C_0 \times f_0 + C_1 \times f_1 + C_2 + f_2 + .... C_{11} \times f_{11})$  where  $V_{DR}$  is the output driver supply voltage,  $C_n$  is the total load capacitance on the output pin, and  $f_n$  is the average frequency at which the pin is toggling.

**Note 15:** Power consumption includes output driver power. ( $f_{IN} = 0 \text{ MHz}$ ).

Note 16: The input bandwidth is limited using a 10 pF capacitor between  $V_{\text{IN}^-}$  and  $V_{\text{IN}^+}$ .

Note 17: V<sub>COM</sub> is a typical value, measured at room temperature, and is not guaranteed by test.

### **Specification Definitions**

**APERTURE DELAY** is the time after the rising edge of the clock to when the input signal is acquired or held for conversion.

**APERTURE JITTER (APERTURE UNCERTAINTY)** is the variation in aperture delay from sample to sample. Aperture jitter manifests itself as noise in the output.

COMMON MODE VOLTAGE ( $V_{\text{CM}}$ ) is the d.c. potential present at both signal inputs to the ADC.

**CONVERSION LATENCY** See PIPELINE DELAY.

**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB.

**DUTY CYCLE** is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The specification here refers to the ADC clock input signal.

**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and states that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

**FULL POWER BANDWIDTH** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

**GAIN ERROR** is the deviation from the ideal slope of the transfer function. It can be calculated as:

Gain Error = Positive Full-Scale Error - Negative Full-Scale Error

INTEGRAL NON LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from negative full scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

MISSING CODES are those output codes that will never appear at the ADC outputs. The ADC10065 is guaranteed not to have any missing codes.

**NEGATIVE FULL SCALE ERROR** is the difference between the input voltage  $(V_{IN^+} - V_{IN^-})$  just causing a transition from negative full scale to the first code and its ideal value of OFLER

**OFFSET ERROR** is the input voltage that will cause a transition from a code of 01 1111 1111 to a code of 10 0000 0000.

**OUTPUT DELAY** is the time delay after the rising edge of the clock before the data update is presented at the output pins.

**PIPELINE DELAY (LATENCY)** is the number of clock cycles between initiation of conversion and when that data is presented to the output driver stage. Data for any given sample is available at the output pins the Pipeline Delay plus the Output Delay after the sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay.

**POSITIVE FULL SCALE ERROR** is the difference between the actual last code transition and its ideal value of 1½ LSB below positive full scale.

**SIGNAL TO NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or dc.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding dc.

**SPURIOUS FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.

TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dBc, of the rms total of the first six harmonic levels at the output to the level of the fundamental at the output. THD is calculated as:

THD = 
$$20 \times \log \sqrt{\frac{f_2^2 + f_3^2 + \dots + f_6^2}{f_1^2}}$$

where  $f_1$  is the RMS power of the fundamental (output) frequency and  $f_2$  through  $f_6$  are the RMS power in the first 6 harmonic frequencies.

**SECOND HARMONIC DISTORTION (2ND HARM)** is the difference expressed in dB, between the RMS power in the input frequency at the output and the power in its 2nd harmonic level at the output.

**THIRD HARMONIC DISTORTION (3RD HARM)** is the difference, expressed in dB, between the RMS power in the input frequency at the output and the power in its 3rd harmonic level at the output.

## **Timing Diagram**




FIGURE 1. Clock and Data Timing Diagram







FIGURE 2. Input vs. Output Transfer Characteristic




 $\begin{tabular}{ll} \textbf{Typical Performance Characteristics} & \textbf{Unless otherwise specified}, & \textbf{the following specifications apply:} \\ \textbf{V}_{SSA} = \textbf{V}_{SSIO} = \textbf{0V}, & \textbf{V}_{DDA} = +3.0 \textbf{V}, & \textbf{V}_{DDIO} = +2.5 \textbf{V}, & \textbf{V}_{IN} = 2 \textbf{V}_{P-P}, & \textbf{STBY} = \textbf{0V}, & \textbf{V}_{REF} = 1.2 \textbf{V}, & \textbf{(External Supply)} & \textbf{f}_{CLK} = \textbf{65 MHz}, \\ \textbf{f}_{IN} = \textbf{11 MHz}, & \textbf{50\% Duty Cycle.} & \textbf{(Continued)} \\ \end{tabular}$ 




 $\begin{tabular}{ll} \textbf{Typical Performance Characteristics} & \textbf{Unless otherwise specified, the following specifications apply:} \\ \textbf{V}_{SSA} = \textbf{V}_{SSIO} = \textbf{0V}, \ \textbf{V}_{DDA} = +3.0 \textbf{V}, \ \textbf{V}_{DDIO} = +2.5 \textbf{V}, \ \textbf{V}_{IN} = 2 \ \textbf{V}_{P-P}, \ \textbf{STBY} = \textbf{0V}, \ \textbf{V}_{REF} = 1.2 \textbf{V}, \ \textbf{(External Supply)} \ \textbf{f}_{CLK} = 65 \ \textbf{MHz}, \ \textbf{f}_{IN} = \textbf{11} \ \textbf{MHz}, \ \textbf{50\% Duty Cycle.} \ \textbf{(Continued)} \\ \end{tabular}$ 




 $\textbf{Typical Performance Characteristics} \text{ Unless otherwise specified, the following specifications apply:} \\ V_{SSA} = V_{SSIO} = 0V, V_{DDA} = +3.0V, V_{DDIO} = +2.5V, V_{IN} = 2 V_{P-P}, STBY = 0V, V_{REF} = 1.2V, \text{ (External Supply) } f_{CLK} = 65 \text{ MHz}, \\ f_{IN} = 11 \text{ MHz}, 50\% \text{ Duty Cycle. (Continued)}$ 




 $\begin{tabular}{ll} \textbf{Typical Performance Characteristics} & \textbf{Unless otherwise specified, the following specifications apply:} \\ \textbf{V}_{SSA} = \textbf{V}_{SSIO} = \textbf{0V}, \ \textbf{V}_{DDA} = +3.0 \textbf{V}, \ \textbf{V}_{DDIO} = +2.5 \textbf{V}, \ \textbf{V}_{IN} = 2 \ \textbf{V}_{P-P}, \ \textbf{STBY} = \textbf{0V}, \ \textbf{V}_{REF} = 1.2 \textbf{V}, \ \textbf{(External Supply)} \ \textbf{f}_{CLK} = 65 \ \textbf{MHz}, \ \textbf{f}_{IN} = \textbf{11} \ \textbf{MHz}, \ \textbf{50\% Duty Cycle.} \ \textbf{(Continued)} \\ \end{tabular}$ 



 $\begin{tabular}{ll} \textbf{Typical Performance Characteristics} & \textbf{Unless otherwise specified}, & \textbf{the following specifications apply:} \\ \textbf{V}_{SSA} = \textbf{V}_{SSIO} = \textbf{0V}, & \textbf{V}_{DDA} = +3.0 \textbf{V}, & \textbf{V}_{DDIO} = +2.5 \textbf{V}, & \textbf{V}_{IN} = 2 \textbf{V}_{P-P}, & \textbf{STBY} = \textbf{0V}, & \textbf{V}_{REF} = 1.2 \textbf{V}, & \textbf{(External Supply)} & \textbf{f}_{CLK} = \textbf{65 MHz}, \\ \textbf{f}_{IN} = \textbf{11 MHz}, & \textbf{50\% Duty Cycle.} & \textbf{(Continued)} \\ \end{tabular}$ 





### **Functional Description**

The ADC10065 uses a pipeline architecture and has error correction circuitry to help ensure maximum performance. Differential analog input signals are digitized to 10 bits. In differential mode, each analog input signal should have a peak-to-peak voltage equal to 1.0V, 0.75V or 0.5V, depending on the state of the IRS pin (pin 5), and be centered around  $V_{\rm CM}$  and be 180° out of phase with each other. If single ended operation is desired,  $V_{\rm IN^-}$  may be tied to the  $V_{\rm COM}$  pin (pin 4). A single ended input signal may then be applied to  $V_{\rm IN^+}$ , and should have an average value in the range of  $V_{\rm CM}$ . The signal amplitude should be 2.0V, 1.5V or 1.0V peak-to-peak, depending on the state or the IRS pin (pin 5).

### **Applications Information**

#### 1.0 ANALOG INPUTS

The ADC10065 has two analog signal inputs,  $V_{\text{IN}}$ + and  $V_{\text{IN}}$ -. These two pins form a differential input pair. There is one common mode pin  $V_{\text{COM}}$  that may be used to set the common mode input voltage.

#### 1.1 REFERENCE PINS

The ADC10065 is designed to operate with a 1.2V reference. The voltages at  $V_{COM}$ ,  $V_{REFT}$ , and  $V_{REFB}$  are derived from the reference voltage. It is very important that all grounds associated with the reference voltage and the input signal make connection to the analog ground plane at a single point to minimize the effects of noise currents in the ground path. The three Reference Bypass Pins  $V_{REF}$ ,  $V_{REFT}$  and  $V_{REFB}$ , are made available for bypass purposes only. These pins should each be bypassed to ground with a 0.1  $\mu$ F capacitor. DO NOT LOAD these pins.

#### 1.2 $V_{\text{COM}}$ PIN

This pin supplies a voltage for possible use to set the common mode input voltage. This pin may also be connected to  $V_{\rm IN}$ -, so that  $V_{\rm IN}$ + may be used as a single ended input. This pin should be bypassed with at least a 0.1 uF capacitor.

#### 1.3 SIGNAL INPUTS

The signal inputs are  $V_{IN}+$  and  $V_{IN}-$ . The input signal amplitude is defined as  $V_{IN}+-V_{IN}-$  and is represented schematically in *Figure 3:* 




FIGURE 3. Input Voltage Waveforms for a 2V<sub>P-P</sub> differential Input

A single ended input signal is shown in Figure 4.




FIGURE 4. Input Voltage Waveform for a 2V<sub>P-P</sub> Single Ended Input

The internal switching action at the analog inputs causes energy to be output from the input pins. As the driving source tries to compensate for this, it adds noise to the signal. To prevent this, use  $18\Omega$  series resistors at each of the signal inputs with a 25 pF capacitor across the inputs, as can be seen in Figure 5. These components should be placed close to the ADC because the input pins of the ADC is the most sensitive part of the system and this is the last opportunity to filter the input. The two  $18\Omega$  resistors and the 25 pF capacitors form a low-pass filter with a -3 dB frequency of 177 Mhz.

### 1.4 CLK PIN

The CLK signal controls the timing of the sampling process. Drive the clock input with a stable, low jitter clock signal in the range of 20 MHz to 65 MHz with rise and fall times of less than 2 ns. The trace carrying the clock signal should be as short as possible and should not cross any other signal line, analog or digital, not even at 90°. The CLK signal also drives an internal state machine. If the CLK is interrupted, or its frequency is too low, the charge on internal capacitors can dissipate to the point where the accuracy of the output data will degrade. This is what limits the lowest sample rate to 20 MSPS. The duty cycle of the clock signal can affect the performance of any A/D Converter. Because achieving a precise duty cycle is difficult, the ADC10065 is designed to maintain performance over a range of duty cycles. While it is specified and performance is guaranteed with a 50% clock duty cycle, performance is typically maintained over a clock duty cycle range of 40% to 60%.

#### 1.5 STBY PIN

The STBY pin, when high, holds the ADC10065 in a power-down mode to conserve power when the converter is not being used. The power consumption in this state is 15 mW. The output data pins are undefined in this mode. Power consumption during power-down is not affected by the clock frequency, or by whether there is a clock signal present. The data in the pipeline is corrupted while in the power down.

#### 1.6 DF PIN

The DF pin, when high, forces the ADC10065 to output the 2's complement data format. When DF is tied low, the output format is offset binary.

#### 1.7 IRS PIN

The IRS (Input Range Select) pin defines the input signal amplitude that will produce a full scale output. The table below describes the function of the IRS pin.

### **Applications Information** (Continued)

**TABLE 1. IRS Pin Functions** 

IRS Pin	Full-Scale Input
$V_{DDA}$	2.0V <sub>P-P</sub>
V <sub>SSA</sub>	1.5V <sub>P-P</sub>
Floating	1.0V <sub>P-P</sub>

#### **1.8 OUTPUT PINS**

The ADC10065 has 10 TTL/CMOS compatible Data Output pins. The offset binary data is present at these outputs while the DF and STBY pins are low. While the  $t_{\rm OD}$  time provides information about output timing, a simple way to capture a valid output is to latch the data on the rising edge of the conversion clock. Be very careful when driving a high capacitance bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through  $V_{\rm DDIO}$  and  $V_{\rm SSIO}$ . These large

charging current spikes can cause on-chip ground noise and couple into the analog circuitry, degrading dynamic performance. Adequate bypassing, limiting output capacitance and careful attention to the ground plane will reduce this problem. Additionally, bus capacitance beyond the specified 10 pF/pin will cause  $t_{\rm OD}$  to increase, making it difficult to properly latch the ADC output data. The result could be an apparent reduction in dynamic performance. To minimize noise due to output switching, minimize the load currents at the digital outputs. This can be done by connecting buffers between the ADC outputs and any other circuitry. Only one driven input should be ADC pins, will isolate the outputs from trace and other circuit capacitances and limit the output currents, which could otherwise result in performance degradation.

#### 1.9 APPLICATION SCHEMATICS

The following figures show simple examples of using the ADC10065. Figure 5 shows a typical differentially driven input. Figure 6 shows a single ended application circuit.




FIGURE 5. A Simple Application Using a Differential Driving Source

# Applications Information (Continued)





FIGURE 6. A Simple Application Using a Single Ended Driving Source

### Physical Dimensions inches (millimeters) unless otherwise noted



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com

Tel: 1-800-272-9959

**Europe Customer Support Center** Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

National Semiconductor

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center

Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560