EXAMALOG
DEVICES

AD14060/AD14060L Quad-SHARC® DSP Multiprocessor Family

PERFORMANCE FEATURES FUNCTIONAL BLOCK DIAGRAM

ADSP-21060 Core Processor (... 3**4) 480 MFLOPS Peak, 320 MFLOPS Sustained 25 ns Instruction Rate, Single-Cycle Instruction Execution–Each of Four Processors 16 Mbit Shared SRAM (Internal to SHARCs) 4 Gigawords Addressable Off-Module Memory Twelve 40 Mbyte/s Link Ports (Three per SHARC) Four 40 Mbit/s Independent Serial Ports (One from Each SHARC) One 40 Mbit/s Common Serial Port 5 V and 3.3 V Operation 32-Bit Single Precision and 40-Bit Extended Precision IEEE Floating Point Data Formats, or 32-Bit Fixed Point Data Format IEEE JTAG Standard 1149.1 Test Access Port and On-Chip Emulation PACKAGING FEATURES**

308-Lead Ceramic Quad Flatpack (CQFP) 2.05" (52 mm) Body Size Cavity Up or Down, Configurable Low Profile, 0.160" Height Hermetic 25 Mil (0.65 mm) Lead Pitch 29 Grams (typical) $\theta_{\text{JC}} = 0.36^{\circ}$ C/W

GENERAL DESCRIPTION

The AD14060/AD14060L Quad-SHARC is the first in a family of high performance DSP multiprocessor modules. The core of the multiprocessor is the ADSP-21060 DSP microcomputer. The AD14060/AD14060L modules have the highest performance —density and lowest cost—performance ratios of any in their class. They are ideal for applications requiring higher levels of performance and/or functionality per unit area.

The AD14060/AD14060L takes advantage of the built-in multiprocessing features of the ADSP-21060 to achieve 480 peak MFLOPS with a single chip type, in a single package. The onchip SRAM of the DSPs provides 16 Mbits of on-module shared SRAM. The complete shared bus (48 data, 32 address) is also brought off-module for interfacing with expansion memory or other peripherals.

SHARC is a registered trademark of Analog Devices, Inc.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

The ADSP-21060 link ports are interconnected to provide direct communication among the four SHARCs as well as high speed off-module access. Internally, each SHARC has a direct link port connection. Externally, each SHARC has a total of 120 Mbytes/s link port bandwidth.

LINK 0 LINK 2 LINK 5 TDO

CS TIMEXP LINK 1 LINK 3 LINK 4 IRQ2-0 FLAG2,0

SHARC_C (ID2-0 = 3)

CPA SPORT 1

č

LINK 0 LINK 2 LINK 5 TDI

Σă čK

CPA SPORT 1 TDO

 \mathfrak{L} **TIMEX LINK 1 LINK 3 LINK 4 IRQ2-0 FLAG2,0**

SHARC_D (ID2-0 = 4)

Multiprocessor performance is enhanced with embedded power and ground planes, matched impedance interconnect, and optimized signal routing lengths and separation. The fully tested and ready-to-insert multiprocessor also significantly reduces board space.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com $©$ Analog Devices, Inc., 1997

DETAILED DESCRIPTION Architectural Features *ADSP-21060 Core*

The AD14060/AD14060L is based on the powerful ADSP-21060 (SHARC) DSP chip. The ADSP-21060 SHARC combines a high performance floating-point DSP core with integrated, onchip system features including a 4 Mbit SRAM memory, host processor interface, DMA controller, serial ports, and both link port and parallel bus connectivity for glueless DSP multiprocessing, (see Figure 1). It is fabricated in a high speed, low power CMOS process, and has a 25 ns instruction cycle time. The arithmetic/ logic unit (ALU), multiplier and shifter all perform singlecycle instructions, and the three units are arranged in parallel, maximizing computational throughput.

The SHARC features an enhanced Harvard architecture in which the data memory (DM) bus transfers data, and the program memory (PM) bus transfers both instructions and data. There is also an on-chip instruction cache which selectively caches only those instructions whose fetches conflict with the PM bus data accesses. This combines with the separate program and data memory buses to enable three-bus operation for fetching an instruction and two operands, all in a single cycle. The SHARC also contains a general purpose data register file, which is a 10-port, 32-register (16 primary, 16 secondary) file. Each SHARC's core also implements two data address generators (DAGs), implementing circular data buffers in hardware. The DAGs contain sufficient registers to allow the creation of up to 32 circular buffers. The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the ADSP-21060 can conditionally execute a multiply, an add, a subtract, and a branch, all in a single instruction.

The SHARCs contain 4 Mbits of on-chip SRAM each, organized as two blocks of 2 Mbits, which can be configured for different combinations of code and data storage. The memory can be configured as a maximum of 128K words of 32-bit data, 256K words of 16-bit data, 80K words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to 4 megabits. A 16-bit floating-point storage format is supported which effectively doubles the amount of data that may be stored on chip. Conversion between the 32-bit floating point and 16 bit floating point formats is done in a single instruction. Each memory block is dual-ported for single-cycle, independent accesses by the core processor and I/O processor or DMA controller. The dual-ported memory and separate on-chip buses allow two data transfers from the core and one from I/O, all in a single cycle.

Shared Memory Multiprocessing

The AD14060/AD14060L takes advantage of the powerful multiprocessing features built into the SHARC. The SHARCs are connected to maximize the performance of this cluster-of-four architecture, and still allow for off-module expansion. The AD14060/AD14060L in itself is a complete shared memory multiprocessing system, as shown in Figure 3. The unified address space of the SHARCs allows direct interprocessor accesses of each SHARCs' internal memory. In other words, each SHARC can directly access the internal memory and IOP registers of each of the other SHARCs by simply reading or writing to the appropriate address in multiprocessor memory space (see Figure 2)—this is called a *direct read or direct write*.

Figure 1. ADSP-21060 Processor Block Diagram (Core of the AD14060)

Figure 3. Complete Shared Memory Multiprocessing System

Bus arbitration is accomplished with the on-SHARC arbitration logic. Each SHARC has a unique ID, and drives the Bus-Request (BR) line corresponding to its ID, while monitoring all others. *BR*1–*BR*4 are used within the AD14060/AD14060L, while *BR*5 and *BR*6 can be used for expansion. All bus requests (*BR*1–*BR*6) are included in the module I/O.

Two different priority schemes, fixed and rotating, are available to resolve competing bus requests. The RPBA pin selects which scheme is used: when RPBA is high, rotating priority bus arbitration is selected, and when RPBA is low, fixed priority is selected.

Table I. Rotating Priority Arbitration Example

		Hardware Processor IDs					
Cycle	ID1	ID2	ID3	ID4		ID5 ID6	
	М		2 BR	3	4	5	Initial Priority Assignments
$\boldsymbol{2}$	4	5 BR	M-BR		2	3	
3		5 BR	М		2	3	
4	5 BR	M		2	3	4 BR	
5	BR	2	3	4	5	M	Final Priority Assignments

NOTES

1–5 = Assigned Priority.

 $M = Bus$ Mastership (in that cycle).

 $BR = Requesting Bus Mastership with BRx.$

Bus mastership is passed from one SHARC to another during a *bus transition cycle*. A bus transition cycle only occurs when the current bus master deasserts its BR line and one of the slave SHARCs asserts its BR line. The bus master can therefore retain bus mastership by keeping its BR line asserted. When the bus master deasserts its BR line, and no other BR line is asserted, then the master will not lose any bus cycles. When more than one SHARC asserts its BR line, the SHARC with the highest priority request becomes bus master on the following cycle. Each SHARC observes all of the BR lines, and therefore tracks when a bus transition cycle has occurred, and which processor has become the new bus master. Master processor changeover incurs only one cycle of overhead. An example bus transition sequence is shown in Table I.

Bus locking is possible, allowing indivisible read-modify-write sequences for semaphores. In either the fixed or rotating priority scheme, it is also possible to limit the number of cycles the master can control the bus. The AD14060/AD14060L also provides the option of using the Core Priority Access (CPA) mode of the SHARC. Using the CPA signal allows external bus accesses by the core processor of a slave SHARC to take priority over ongoing DMA transfers. Also, each SHARC can broadcast write to all other SHARCs simultaneously, allowing the implementation of reflective semaphores.

The bus master can communicate with slave SHARCs by writing messages to their internal IOP registers. The MSRG0– MSRG7 registers are general-purpose registers that can be used for convenient message passing, semaphores and resource sharing between the SHARCs. For message passing, the master communicates with a slave by writing and/or reading any of the eight message registers on the slave. For vector interrupts, the master can issue a vector interrupt to a slave by writing the address of an interrupt service routine to the slave's VIRPT register. This causes an immediate high priority interrupt on the slave which, when serviced, will cause it to branch to the specified service routine.

Off-Module Memory and Peripherals Interface

The AD14060/AD14060L's external port provides the interface to

off-module memory and peripherals (see Figure 5). This port consists of the complete external port bus of the SHARC, bused together in common among the four SHARCs.

The 4-gigaword off-module address space is included in the ADSP-14060's unified address space. Addressing of external memory devices is facilitated by each SHARC internally decoding the high order address lines to generate memory bank select signals. Separate control lines are also generated for simplified addressing of page-mode DRAM. The AD14060/ AD14060L also supports programmable memory wait states and external memory acknowledge controls to allow interfacing to DRAM and peripherals with variable access, hold and disable time requirements.

Link Port I/O

Each individual SHARC features six 4-bit link ports that facilitate SHARC-to-SHARC communication and external I/O interfacing. Each link port can be configured for either $1\times$ or $2\times$ operation, allowing each to transfer either 4 or 8 bits per cycle. The link ports can operate independently and simultaneously, with a maximum bandwidth of 40 MBytes/s each, or a total of 240 MBytes/s per SHARC.

The AD14060/AD14060L optimizes the link port connections internally, and brings a total of twelve of the link ports off-module for user-defined system connections. Internally, each SHARC has a connection to the other three SHARCs with a dedicated link port interface. Thus, each SHARC can directly interface with its nearest and next-nearest neighbor. The remaining three link ports from each SHARC are brought out independently from each SHARC. A maximum of 480 MBytes/s link port bandwidth is then available off of the AD14060/AD14060L. The link port connections are detailed in Figure 4.

Figure 4. Link Port Connections

Link port 4, the boot link port, is brought off independently from each SHARC. Individual booting is then allowed, or chained link port booting is possible as described under "Link Port Booting."

Link port data is packed into 32-bit or 48-bit words, and can be directly read by the SHARC core processor or DMAtransferred to on-SHARC memory.

Each link port has its own double-buffered input and output registers. Clock/acknowledge handshaking controls link port transfers. Transfers are programmable as either transmit or receive.

Figure 5. Optional System Interconnections

Serial Ports

The SHARC serial ports provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices. Each SHARC has two serial ports. The AD14060/AD14060L provides direct access to Serial Port 1 of each SHARC. Serial Port 0 is bused together in common to each SHARC, and brought off-module.

The serial ports can operate at the full clock rate of the module, providing each with a maximum data rate of 40 Mbit/s. Independent transmit and receive functions provide more flexible communications. Serial port data can be automatically transferred to and from on-SHARC memory via DMA, and each of the serial ports offers time division multiplexed (TDM) multichannel mode.

The serial ports can operate with little-endian or big-endian transmission formats, with word lengths selectable from 3 bits to 32 bits. They offer selectable synchronization and transmit modes as well as optional μ -law or A-law companding. Serial port clocks and frame syncs can be internally or externally generated.

Program Booting

The AD14060/AD14060L supports automatic downloading of programs following power-up or a software reset. The SHARC offers four options for program booting: 1) from an 8-bit EPROM; 2) from a host processor; 3) through the link ports; and 4) no-boot. In no-boot mode, the SHARC starts executing instructions from address 0x0040 0004 in external memory. The boot mode is selected by the state of the following signals: BMS, EBOOT, and LBOOT.

On the AD14060/AD14060L, SHARC_A's boot mode is separately controlled, while SHARCs B, C, and D are controlled as a group. With this flexibility, the AD14060/AD14060L can be configured to boot in any of the following methods.

Multiprocessor Host Booting

To boot multiple ADSP-21060 processors from a host, each ADSP-21060 must have its EBOOT, LBOOT and BMS pins configured for host booting: $EBOOT = 0$, $LBOOT = 0$, and BMS = 1. After system power-up, each ADSP-21060 will be in the idle state and the *BR*x bus request lines will be deasserted. The host must assert the *HBR* input and boot each ADSP-21060 by asserting its CS pin and downloading instructions.

Multiprocessor EPROM Booting

There are two methods of booting the multiprocessor system from an EPROM.

SHARC_A Is Booted, Which Then Boots the Others. The EBOOT pin on the SHARC_A must be set high for EPROM booting. All other ADSP-21060s should be configured for host booting (EBOOT = 0, LBOOT = 0, and BMS = 1), which leaves them in the idle state at start-up and allows SHARC_A to become bus master and boot itself. Only the BMS pin of SHARC_A is connected to the chip select of the EPROM. When SHARC_A has finished booting, it can boot the remaining ADSP-21060s by writing to their external port DMA buffer 0 (EPB0) via multiprocessor memory space.

All ADSP-21060s Boot in Turn From a Single EPROM. The BMS signals from each ADSP-21060 may be wire-ORed together to drive the chip select pin of the EPROM. Each ADSP-21060 can boot in turn, according to its priority. When the last one has finished booting, it must inform the others (which may be in the idle state) that program execution can begin.

Multiprocessor Link Port Booting

Booting can also be accomplished from a single source through the link ports. Link Buffer 4 must always be used for booting. To simultaneously boot all of the ADSP-21060s, a parallel common connection is available through Link Port 4 on each of the processors. Or, using the daisy chain connection that exists between the processors' link ports, each ADSP-21060 can boot the next one in turn. In this case, the Link Assignment Register (LAR) must be programmed to configure the internal link ports with Link Buffer 4.

Multiprocessor Booting From External Memory

If external memory contains a program after reset, then SHARC_A should be set up for *no boot* mode; it will begin executing from address 0x0040 0004 in external memory. When booting has completed, the other ADSP-21060s may be booted by SHARC_A if they are set up for host booting, or they can begin executing out of external memory if they are set up for *no boot* mode. Multiprocessor bus arbitration will allow this booting to occur in an orderly manner.

Host Processor Interface

The AD14060/AD14060L's host interface allows for easy connection to standard microprocessor buses, both 16-bit and 32 bit, with little additional hardware required. Asynchronous transfers at speeds up to the full clock rate of the module are supported. The host interface is accessed through the AD14060/ AD14060L external port and is memory-mapped into the unified address space. Four channels of DMA are available for the host interface; code and data transfers are accomplished with low software overhead.

The host processor requests the AD14060/AD14060L's external bus with the host bus request (*HBR*), host bus grant (*HBG*), and ready (REDY) signals. The host can directly read and write the internal memory of the SHARCs, and can access the DMA channel setup and mailbox registers. Vector interrupt support is provided for efficient execution of host commands.

Direct Memory Access (DMA) Controller

The SHARCs on-chip DMA control logic allows zero-overhead data transfers without processor intervention. The DMA controller operates independently and invisibly to each SHARCs processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions.

DMA transfers can occur between SHARC internal memory and either external memory, external peripherals, or a host processor. DMA transfers can also occur between the SHARC's internal memory and its serial ports or link ports. DMA transfers between external memory and external peripheral devices are another option. External bus packing to 16-, 32- or 48-bit words is performed during DMA transfers.

Ten channels of DMA are available on the SHARCs—two via the link ports, four via the serial ports, and four via the processor's external port (for either host processor, other SHARCs, memory, or I/O transfers). Four additional link port DMA channels are shared with serial port 1 and the external port. Programs can be downloaded to the SHARCs using DMA transfers. Asynchronous off-module peripherals can control two DMA channels using DMA Request/Grant lines (*DMAR1-2*, *DMAG1-2*). Other DMA features include interrupt generation upon completion of DMA transfers and DMA chaining for automatic linked DMA transfers.

Development Tools

The ADSP-14060 is supported with a complete set of software and hardware development tools, including an EZ-LAB® In-Circuit Emulator, and development software.

Analog Devices' ADSP-21000 Family Development Software includes an easy to use Assembler based on an algebraic syntax, an Assembly Library/Librarian, a Linker, an Instruction-Level Simulator, an ANSI C optimizing Compiler, the CBug[™] C Source-Level Debugger, and a C Runtime Library including DSP and mathematical functions. The Optimizing Compiler includes Numerical C extensions based on the work of the ANSI Numerical C Extensions Group. Numerical C provides extensions to the C language for array selection, vector math operations, complex data types, circular pointers and variably dimensioned arrays. The ADSP-21000 Family Development Software is available for both the PC and Sun platforms.

The SHARC EZ-KIT combines the ADSP-21000 Family Development Software for the PC and the EZ-LAB Development Board in one package.

The ADSP-2106x EZ-ICE® Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-2106x processor to monitor and control the target board processor during emulation. The EZ-ICE provides full-speed emulation, allowing inspection and modification of memory, registers and processor stacks.

Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing.

Further details and ordering information are available in the *ADSP-21000 Family Hardware & Software Development Tools* data sheet (ADDS-2100xx-TOOLS). This data sheet can be requested from any Analog Devices sales office or distributor, or from the Literature Center.

EZ-ICE and EZ-LAB are registered trademarks of Analog Devices, Inc. CBug is a trademark of Analog Devices, Inc.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the SHARC processor family. Hardware tools include SHARC PC plug-in cards, multiprocessor SHARC VME boards, and daughter card modules with multiple SHARCs and additional memory. These modules are based on the SHARCPAC module specification. Third party software tools include an Ada compiler, DSP libraries, operating systems and block diagram design tools.

Quad-SHARC Development Board

The BlackTip-MCM, AD14060 development board and software, is available from Bittware Research Systems, Inc. This board has one AD14060 BITSI interface, PROM and SRAM expansion options on an ISA card. It is supported by Bittware's SHARC software development package. Bittware can be contacted at 1-800-848-0436.

Other Package Details

The AD14060/AD14060L contains 16 on-module 0.018 microfarad bypass capacitors. It is recommended that in the target system at least four additional capacitors, of 0.018 microfarad value, be placed around the module—one near each of the four corners.

The top surface, lid, of the AD14060/AD14060L is electrically connected to GND on the industrial and military grade parts.

Additional Information

This data sheet provides a general overview of the AD14060/ AD14060L architecture and functionality. For detailed information on the ADSP-2106x SHARC and the ADSP-21000 Family core architecture and instruction set, refer to the ADSP-2106x SHARC *User's Manual.*

PIN FUNCTION DESCRIPTIONS

AD14060/AD14060L pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for *TRST*).

Unused inputs should be tied or pulled to $\rm V_{DD}$ or GND, except for $\mathrm{ADDR}_{31\text{-}0}$, $\mathrm{DATA}_{47\text{-}0}$, $\mathrm{FLAG}_{2\text{-}0}$, SW, and inputs that have internal pull-up or pull-down resistors (CPA, ACK, DTx, DRx,

TCLKx, RCLKx, LxDAT3-0, LxCLK, LxACK, TMS and TDI)—these pins can be left floating. These pins have a logiclevel hold circuit that prevents the input from floating internally.

NOTES

FLAG3 is connected internally, common to SHARC_A, B, C, and D.

ID pins are hardwired internally as depicted in the block diagram.
¹LINK PORTS 0, 2 and 5 are connected internally as described earlier in Link Port I/O.
²Three-statable only in EPROM boot mode (when BMS is an output).

TARGET BOARD CONNECTOR FOR EZ-ICE PROBE

The ADSP-2106x EZ-ICE Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-2106x to monitor and control the target board processor during emulation. The EZ-ICE probe requires that the AD14060/AD14060L's CLKIN (optional), TMS, TCK, *TRST*, TDI, TDO, *EMU* and GND signals be made accessible on the target system via a 14-pin connector (a pin strip header) such as that shown in Figure 6. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you intend to use the ADSP-2106x EZ-ICE. The length of the traces between the connector and the AD14060/ AD14060L's JTAG pins should be as short as possible.

Figure 6. Target Board Connector for ADSP-2106x EZ-ICE Emulator (Jumpers in Place)

The 14-pin, 2-row pin strip header is keyed at the Pin 3 location; Pin 3 must be removed from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be 0.1×0.1 inches. Pin strip headers are available from vendors such as 3M, McKenzie and Samtec.

The BTMS, BTCK, *BTRST* and BTDI signals are provided so that the test access port can also be used for board-level testing. When the connector is not being used for emulation, place jumpers between the Bxxx pins and the xxx pins as shown in Figure 6. If you are not going to use the test access port for board testing, tie *BTRST* to GND and tie or pull up BTCK to V_{DD}. The **TRST** pin must be asserted after power-up (through *BTRST* on the connector) or held low for proper operation of the AD14060/AD14060L. None of the Bxxx pins (Pins 5, 7, 9, 11) are connected on the EZ-ICE probe.

The JTAG signals are terminated on the EZ-ICE probe as follows:

**TRST* is driven low until the EZ-ICE probe is turned on by the EZ-ICE software (after the invocation command).

Figure 7 shows JTAG scan path connections for the multiprocessor system.

Connecting CLKIN to Pin 4 of the EZ-ICE header is optional. The emulator only uses CLKIN when directed to perform

Figure 7. JTAG Scan Path Connections for the AD14060/AD14060L

operations such as starting, stopping and single-stepping multiple ADSP-2106xs in a synchronous manner. If you do not need these operations to occur synchronously on the multiple processors, simply tie Pin 4 of the EZ-ICE header to ground.

If synchronous multiprocessor operations are needed and CLKIN is connected, clock skew between the AD14060/AD14060L and the CLKIN pin on the EZ-ICE header must be minimal. If the skew is too large, synchronous operations may be off by one cycle between processors. For synchronous multiprocessor operation TCK, TMS, CLKIN and *EMU* should be treated as critical signals in terms of skew, and should be laid out as short

as possible on your board. If TCK, TMS and CLKIN are driving a large number of ADSP-2106xs (more than eight) in your system, then treat them as a "clock tree" using multiple drivers to minimize skew. (See Figure 8 JTAG Clock Tree and Clock Distribution in the "High Frequency Design Considerations" section of the *ADSP-2106x User's Manual).*

If synchronous multiprocessor operations are not needed (i.e., CLKIN is not connected), just use appropriate parallel termination on TCK and TMS. TDI, TDO, *EMU* and *TRST* are not critical signals in terms of skew.

Figure 8. JTAG Clocktree for Multiple ADSP-2106x Systems

AD14060/AD14060L–SPECIFICATIONS RECOMMENDED OPERATING CONDITIONS

ELECTRICAL CHARACTERISTICS (3.3 V, 5 V SUPPLY)

EXPLANATION OF TEST LEVELS

Test Level

- I 100% Production Tested¹⁹.
II 100% Production Tested at
- II 100% Production Tested at +25°C, and Sample Tested at Specified Temperatures.
- Sample Tested Only.
- IV Parameter is guaranteed by design and analysis, and characterization testing on discrete SHARCs.
- V Parameter is typical value only.
VI All devices are 100% production
- All devices are 100% production tested at $+25^{\circ}$ C; sample tested at temperature extremes.

NOTES

- ¹ Applies to input and bidirectional pins: DATA47-0, ADDR31-0, *RD*, *WR*, *SW*, ACK, *SBTS*, *IRQ*y2-0, FLAGy0, FLAG1, FLAGy2, *HBG*, *CS*y, *DMAR1*, *DMAR2*, BR₆₋₁, RPBA, CPAy, TFS0, TFSy1, RFS0, RFSy1, LyxDAT₃₋₀, LyxCLK, LyxACK, EBOOTA, LBOOTA, EBOOTBCD, LBOOTBCD, BMSA, BMSBCD, TMS,
TDI, TCK, HBR, DR0, DRy1, TCLK0, TCLKy1, RCLK0, RCLKy1.
² Applies to input pins: CLKIN, R
-
- ³ Applies to output and bidirectional pins: DATA47-0, ADDR31-0, *MS*3-0 *RD*, *WR*, PAGE, ADRCLK, *SW*, ACK, FLAGy0, FLAG1, FLAGy2, TIMEXPy, *HBG*, REDY, *DMAG1*, *DMAG2*, *BR*6-1, *CPA*y, DTO, DTy1, TCLK0, TCLKy1, RCLK0, RCLKy1, TFS0, TFSy1, RFS0, RFSy1 LyxDAT3-0, LyxCLK, LyxACK, *BMSA*, *BMSBCD*, TDO, *EMU*.
- ⁴ See Output Drive Currents for typical drive current capabilities.
- ⁵ Applies to input pins: SBTS, IRQy₂₋₀, HBR, CSy, DMARI, DMAR2, RPBA, EBOOTA, LBOOTA, EBOOTBCD, LBOOTBCD, CLKIN, RESET, TCK.
⁶ Applies to input pins with internal pull-ups: DR0, DRy1, TDI.
-
- 7 Applies to bussed input pins with internal pull-ups: *TRST*, TMS.
- ⁸ Applies to three-statable pins: DATA47-0, ADDR31-0, *MS*3-0, *RD*, *WR*, PAGE, ADRCLK, *SW*, ACK, FLAGy0, FLAG1, FLAGy2, REDY, *HBG, DMAG1*, *DMAG2*, *BMSA*, *BMSBCD*, TDO, *EMU*. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID2-0 = 001 and another ADSP-2106x is not requesting bus mastership. *HBG* AND *EMU* are not tested for leakage current.)
- 9 Applies to three-statable pins with internal pull-ups: DTy1, TCLKy1, RCLKy1.
- ¹⁰Applies to ance statant pin that internal pin approximate up internally with 2 kΩ during reset in a multiprocessor system, when ID₂₋₀ = 001 and another
- ADSP-2106x is not requesting bus mastership.)
¹¹Applies to three-statable pins with internal pull-downs: LyxDAT₃₋₀, LyxCLK, LyxACK.
¹²Applies to *CPA*y pin.
-
- 13 Applies to ACK pin when keeper latch enabled.
- ¹⁴ Applies to bused three-statable pins with internal pull-ups: DT0, TCLK0, RCLK0.
- 15Applies to V_{DD} pins. Conditions of operation: each processor executing radix-2 FFT butterfly with instruction in cache, one data operand fetched from each internal
memory block, and one DMA transfer occurring from/to
- memory block, and one DMA transfer occurring the DMA transfer occurring from the CK V_{DD} pins. Idle denotes AD14060/AD14060L state during execution of IDLE instruction. ¹⁷Applies to all signal pins.
-
- ¹⁸ Guaranteed but not tested.
- ¹⁹Link and Serial Ports: All are 100% tested at die level prior to assembly. All are 100% ac tested at module level; Link-4 and Serial-0 are also dc tested at the module level. See Timing Specifications.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

*Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD SENSITIVITY

The AD14060/AD14060L modules are ESD (electrostatic discharge) sensitive devices. Electrostatic charges readily accumulate on the human body and equipment and can discharge without detection. Permanent damage may occur to devices subjected to high energy electrostatic discharges.

The ADSP-21060 processors include proprietary ESD protection circuitry to dissipate high energy discharges. Per method 3015 of MIL-STD-883, the ADSP-21060 processors have been classified as a Class 2 device.

Proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before devices are removed.

WARNING! SENSITIVE DEVICE

TIMING SPECIFICATIONS

GENERAL NOTES

This data sheet represents production released specifications for the AD14060 (5 V), and for the AD14060L $(3.3 V)$. The ADSP-21060 die components are 100% tested, and the assembled AD14060/AD14060L units are again extensively tested atspeed, and across-temperature. Parametric limits were established from the ADSP-21060 characterization followed by further design/analysis of the AD14060/AD14060L package characteristics. The specifications shown are based on a CLKIN frequency of 40 MHz (t_{CK} = 25 ns). The DT derating allows specifications at other CLKIN frequencies (within the min-max range of the t_{CK} specification; see "Clock Input" below). DT is the difference between the actual CLKIN period and a CLKIN period of 25 ns:

$DT = t_{CK} - 25$ *ns*

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.

Switching Characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing Requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

(O/D) = Open Drain (A/D) = Active Drain

Figure 9. Clock Input

NOTES

¹Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 2000 CLKIN cycles while **RESET** is

low, assuming stable V_{DD} and CLKIN (not including start-up time of external clock oscillator).
²Only required if multiple ADSP-2106xs must come out of reset synchronous to CLKIN with program counters (PC) equal (i.e., for multiple ADSP-2106xs communicating over the shared bus (through the external port), because the bus arbitration logic automatically synchronizes itself after reset.

Figure 10. Reset

NOTES

¹Only required for $\overline{\text{IRQx}}$ recognition in the following cycle.

²Applies only if $t_{\rm SIR}$ and $t_{\rm HIR}$ requirements are not met.

Figure 11. Interrupts

AD14060/AD14060L 5 V 3.3 V Parameter **Min** Max Min Max Max Min Max Min **Timer** *Switching Characteristic:* t_{DTEX} CLKIN High to TIMEXP 16 16 16 ns

Figure 12. Timer

NOTE

1 Flag inputs meeting these setup and hold times will affect conditional instructions in the following instruction cycle.

Figure 13. Flags

Memory Read—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the AD14060/ AD14060L is the bus master accessing external memory space.

These switching characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write – Bus Master below). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa).

W = (number of wait states specified in WAIT register) \times t_{CK.}

 $HI = t_{CK}$ (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise $HI = 0$).

 $H = t_{CK}$ (if an address hold cycle occurs as specified in WAIT register; otherwise $H = 0$).

NOTES

¹Data Delay/Setup: User must meet t_{DAD} or t_{DRLD} or synchronous spec t_{SSDATI}.

 2 Data Hold: User must meet t_{HDA} or t_{HDRH} or synchronous spec t_{HDATI}. See System Hold Time Calculation under Test Conditions for the calculation of hold times

given capacitive and dc loads.
³ACK Delay/Setup: User must meet t_{DSAK} or t_{DAAK} or synchronous specification t_{SACKC}.

4 For *MS*x, *SW*, *BMS*, the falling edge is referenced.

Figure 14. Memory Read—Bus Master

Memory Write—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the AD14060/ AD14060L is the bus master accessing external memory space.

These switching characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write-Bus Master). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa).

W = (number of wait states specified in WAIT register) \times t $_{\rm CK}$.

H = t_{CK} (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).

 $I = t_{CK}$ (if a bus idle cycle occurs, as specified in WAIT register; otherwise $I = 0$).

NOTES

¹ACK Delay/Setup: User must meet t_{DAAK} or t_{DSAK} or synchronous specification t_{SACKC}.

²For MSx, SW, BMS, the falling edge is referenced.

³See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.

Figure 15. Memory Write—Bus Master

Synchronous Read/Write—Bus Master

Use these specifications for interfacing to external memory systems that require CLKIN—relative timing or for accessing a slave ADSP-2106x (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous memory reads and writes (see Memory Read—Bus Master and Memory Write—Bus Master).

When accessing a slave ADSP-2106x, these switching characteristics must meet the slave's timing requirements for synchronous read/writes (see Synchronous Read/Write—Bus Slave). The slave ADSP-2106x must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.

W = (number of Wait states specified in WAIT register) $\times t_{CK}$

NOTES

1 For *MS*x, *SW*, *BMS*, the falling edge is referenced.

²ACK Delay/Setup: User must meet t_{DAAK} or t_{DSAK} or synchronous specification t_{SACKC}.
³See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.

Figure 16. Synchronous Read/Write—Bus Master

Synchronous Read/Write—Bus Slave

The bus master must meet these (bus slave) timing requirements.

Use these specifications for bus master accesses of a slave's IOP registers or internal memory (in multiprocessor memory space).

NOTES

¹t_{SRWLI} (min) = 9.5 + 5DT/16 when Multiprocessor Memory Space Wait State (MMSWS bit in WAIT register) is disab<mark>led;</mark> when MMSWS is enabled, t_{SRWLI} (min) = 4 + DT/8.

2 See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.

 $^3\rm{t}_{\rm{DACKAD}}$ is true only if the address and $\overline{\rm SW}$ inputs have setup times (before CLKIN) greater than $10.5+\rm{DT/8}$ and less than $18.5+\rm{3DT/4}$. If the address and $\overline{\rm SW}$ inputs have setup times greater than 19 + 3DT/4, then ACK is valid 15 + DT/4 (max) after CLKIN. A slave that sees an address with an M field match will respond with ACK regardless of the state of MMSWS or strobes. A slave will three-state ACK every cycle with t ACKTR-

Figure 17. Synchronous Read/Write—Bus Slave

Multiprocessor Bus Request and Host Bus Request

Use these specifications for passing of bus mastership between multiprocessing ADSP-2106x's (*BR*x) or a host processor (*HBR*, *HBG*).

NOTES

 1 For first asynchronous access after $\overline{\rm HBR}$ and $\overline{\rm CS}$ asserted, $\Delta\rm{DDR}_{31-0}$ must be a non-MMS value 1/2 t_{CK} before $\overline{\rm RD}$ or $\overline{\rm WR}$ goes low or by t_{HBGRCSV} after HBG goes low. This is easily accomplished by driving an upper address signal high when HBG is asserted.
²Only required for recognition in the current cycle.
³CPA assertion must meet the setup to CLKIN; deassertion does not need

 4 (O/D) = open drain, (A/D) = active drive.

O/D = OPEN DRAIN, A/D = ACTIVE DRIVE HBG WILL BE DELAYED BY n CLOCK CYCLES WHEN WAIT STATES OR BUS LOCK ARE IN EFFECT.

Figure 18. Multiprocessor Bus Request and Host Bus Request

Asynchronous Read/Write—Host to AD14060/AD14060L

Use these specifications for asynchronous host processor accesses of an AD14060/AD14060L, after the host has asserted *CS* and *HBR* (low). After *HBG* is returned by the AD14060/

AD14060L, the host can drive the *RD* and *WR* pins to access the AD14060/AD14060L's internal memory or IOP registers. *HBR* and *HBG* are assumed low for this timing.

NOTE

 1 Not required if $\overline{\text{RD}}$ and address are valid t_{HBGRCSV} after $\overline{\text{HBG}}$ goes low. For first access after $\overline{\text{HBR}}$ asserted, ADDR $_{31-0}$ must be a non-MMS value 1/2 t_{CLK} before $\overline{\text{RD}}$ or WR goes low or by t_{HBGRCSV} after HBG goes low. This is easily accomplished by driving an upper address signal high when HBG is asserted. For address bits to be driven during asynchronous host accesses, see Table 8.2 of the *ADSP-2106x SHARC User's Manual*.

O/D = OPEN DRAIN, A/D = ACTIVE DRIVE

Figure 19a. Synchronous REDY Timing

Three-State Timing—Bus Master, Bus Slave, HBR, SBTS

These specifications show how the memory interface is disabled (stops driving) or enabled (resumes driving) relative to CLKIN and the *SBTS* pin. This timing is applicable to bus master transition cycles (BTC) and host transition cycles (HTC) as well as the *SBTS* pin.

NOTES

1 Strobes = *RD*, *WR*, *SW*, PAGE, *DMAG*.

²In addition to bus master transition <mark>cycles, these specs also a</mark>pply to bus master and bus slave synchronous read/write.
³Memory Interface = Address, RD, WR, MSx, SW, HBG, PAGE, DMAGx, BMS (in EPROM boot mode).

MEMORY INTERFACE = ADDRESS, RD, WR, MSx, SW, HBG, PAGE, DMAGx. BMS (IN EPROM BOOT MODE)

Figure 20. Three-State Timing

DMA Handshake

These specifications describe the three DMA handshake modes. In all three modes *DMAR* is used to initiate transfers. For handshake mode, *DMAG* controls the latching or enabling of data externally. For external handshake mode, the data transfer is controlled by the ADDR31-0, *RD*, *WR*, *SW*, PAGE, *MS*3-0, ACK, and \overline{DMAG} signals. For Paced Master mode, the data

transfer is controlled by ADDR_{31-0} , $\overline{\text{RD}}, \overline{\text{WR}}, \overline{\text{MS}}_{3-0}$, and ACK (not *DMAG*). For Paced Master mode, the "Memory Read–Bus Master", "Memory Write–Bus Master", and "Synchronous Read/Write–Bus Master" timing specifications for ADDR_{31-0} , \overline{RD} , \overline{WR} , \overline{MS}_{3-0} , \overline{SW} , PAGE, \overline{DATA}_{47-0} , and ACK also apply.

 $W =$ (number of wait states specified in WAIT register) $\times t_{CK}$.

HI = t_{CK} (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

NOTES

¹Only required for recognition in the current cycle.

 2 t_{SDATDGL} is the data setup requirement if $\overline{\rm{DMAR}}$ x is not being used to hold off completion of a write. Otherwise, if $\overline{\rm{DMAR}}$ x low holds off completion of the write, the

data can be driven t_{DATDRH} after DMARx is brought high.
³t_{VDATDGH} is valid if DMARx is not being used to hold off completion of a read. If DMARx is used to prolong the read, then t_{VDATDGH} = 7.5 + 9DT/16 + (n × where *n* equals the number of extra cycles that the access is prolonged.

4 See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.

AD14060/AD14060L CLKIN tSDRLC *<u>t_{DMARLL}*</u> **tSDRHC** t_{DMARH} **tWDR DMARx tHDGC** ⇥ \leftarrow t_{DDGL} \rightarrow **tWDGH tWDGL DMAGx TRANSFERS BETWEEN ADSP-2106x INTERNAL MEMORY AND EXTERNAL DEVICE tDATRDGH t**_{VDATDGH} **DATA (FROM ADSP-2106x TO EXTERNAL DRIVE) t**DATDRH **tHDATIDG tSDATDGL DATA (FROM EXTERNAL DRIVE TO ADSP-2106x) TRANSFERS BETWEEN EXTERNAL DEVICE AND EXTERNAL MEMORY* (EXTERNAL HANDSHAKE MODE) t**DGWRL **t**DGWRH **tDGWRR WR (EXTERNAL DEVICE TO EXTERNAL MEMORY) tDGRDR t**_{DGRDL} **RD (EXTERNAL MEMORY TO EXTERNAL DEVICE) tDRDGH** t_{DDGHA} **t**_{DADGH} XXXXXXXXXXXXXXXXX XXXXXXX **ADDRESS MSX, SW**

*** "MEMORY READ – BUS MASTER," "MEMORY WRITE – BUS MASTER," AND "SYNCHRONOUS READ/WRITE – BUS MASTER" TIMING SPECIFICATIONS FOR ADDR31–0, RD, WR, SW, MS3-0 AND ACK ALSO APPLY HERE.**

Figure 21. DMA Handshake Timing

Link Ports: 1 × **CLK Speed Operation**

NOTES

¹LACK will go low with t_{DLALC} relative to rising edge of LCLK after first nibble is received. LACK will not go low if the receiver's link buffer is not about to fill.
²Only required for interrupt recognition in the c

Link Ports: 2 × **CLK Speed Operation**

NOTE
¹LACK will go low with t_{DLALC} relative to rising edge of LCLK after first nibble is received. LACK will not go low if the receiver's link buffer is not about to fill.

LINK PORT ENABLE/THREE-STATE DELAY FROM INSTRUCTION

LINK PORT ENABLE OR THREE-STATE TAKES EFFECT 2 CYCLES AFTER A WRITE TO A LINK PORT CONTROL REGISTER.

LINK PORT INTERRUPT SETUP TIME

Figure 22. Link Ports

Serial Ports

To determine whether communication is possible between two devices at clock speed *n,* the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) SCLK width.

NOTES

¹Referenced to sample edge.
²RFS hold after RCK when MCE = 1, MFD = 0 is 0.5 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0.5 ns minimum from drive edge. $\rm{^{3}Referenced}$ to drive edge.
 $\rm{^{4}MCE=1, TFS}$ enable and TFS valid follow t $_{\rm{DDTLFSE}}$ and t $_{\rm{DDTENFS}}$.

DRIVE SAMPLE DRIVE RCLK (SEE NOTE 2) tHFSE/I tSFSE/I RFS \overline{a} $t_{\text{DDTE/I}}$ **t**_{DDTENFS} t _{HDTE/I} \rightarrow **DT 1ST BIT 2ND BIT tDDTLFSE LATE EXTERNAL TFS DRIVE SAMPLE DRIVE TCLK tHFSE/I (SEE NOTE 2)** L. **tSFSE/I TFS** ÷ $t_{\text{DDTE/I}}$ **tDDTENFS** $t_{HDTE/I} \rightarrow$ é **1ST BIT 2ND BIT DT**

EXTERNAL RFS with MCE = 1, MFD = 0

Figure 23. External Late Frame Sync

tDDTLFSE

NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.

NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.

JTAG Test Access Port and Emulation

NOTES

1 System Inputs = DATA47-0, ADDR31-0, *RD*, *WR*, ACK, *SBTS*, *SW*, *HBR*, *HBG*, *CS*, *DMAR1*, *DMAR2*, *BR*6-1, RPBA, *IRQ*2-0, FLAG2-0, DR0, DR1, TCLK0,

TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT₃₋₀, LxCLK, LxACK, EBOOT, LBOOT, BMS, CLKIN, RESET.
²System Outputs = DATA₄₇₋₀, ADDR₃₁₋₀, MS₃₋₀, RD, WR, ACK, PAGE, ADRCLK, SW, HBG, REDY, DMAGI, DMAG2, BR₆₋ DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT₃₋₀, LxCLK, LxACK, BMS.

Figure 25. IEEE 11499.1 JTAG Test Access Port

OUTPUT DRIVE CURRENTS

Figure 26 shows typical I-V characteristics for the output drivers of the ADSP-2106x. The curves represent the current drive capability of the output drivers as a function of output voltage.

Figure 26. ADSP-2106x Typical Drive Currents (V_{DD} = 5 V)

POWER DISSIPATION

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Internal power dissipation is calculated in the following way:

$$
P_{INT} = I_{DDIN} \times V_{DD}
$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle (O)
- the maximum frequency at which they can switch (f)
- their load capacitance (C)

– their voltage swing (V_{DD})

and is calculated by:

$$
P_{EXT} = O \times C \times V_{DD}^2 \times f
$$

The load capacitance should include the processor's package capacitance (C_{IN}) . The switching frequency includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of $1/(2t_{CK})$. The write strobe can switch every cycle at a frequency of $1/t_{CK}$. Select pins switch at $1/(2t_{CK})$, but selects can switch on each cycle.

Example:

Estimate P_{EXT} with the following assumptions:

- –A system with one bank of external data memory RAM (32-bit)
- –Four $128K \times 8$ RAM chips are used, each with a load of 10 pF –External data memory writes occur every other cycle, a rate
- of $1/(4t_{CK})$, with 50% of the pins switching
- –The instruction cycle rate is 40 MHz (t_{CK} = 25 ns) and $V_{DD} = 5.0 V$.

The P_{EXT} equation is calculated for each class of pins that can drive:

Pin Type	# of Pins	% Switching	$\times C$	\times f	\times V_{DD}^2	$=$ P_{EYT}
Address $\overline{\text{MS0}}$	15	50 0	\times 55 pF \times 55 pF	\times 20 MHz \times 25 V \times 20 MHz \times 25 V		$= 0.206 W$ $= 0.00 W$
$\overline{\text{WR}}$			$\times\,55~\mathrm{pF}$	\times 40 MHz \times 25 V		$= 0.055 W$
Data ADRCLK	32	50	\times 25 pF \times 15 pF	\times 20 MHz $\vert \times$ 25 V 40 MHz	\times 25 V	$= 0.200 W$ $= 0.015 W$

 P_{EXT} (5 V) = 0.476 W

 P_{EXT} (3.3 V) = 0.207 W

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$
P_{TOTAL} = P_{EXT} + (I_{DDIN2} \times 5.0 V)
$$

Note that the conditions causing a worst-case P_{EXT} are different from those causing a worst-case P_{INT} . Maximum P_{INT} cannot occur while 100% of the output pins are switching from all ones to all zeros. Also note that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

TEST CONDITIONS

Output Disable Time

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by ΔV is dependent on the capacitive load, C_{L} , and the load current, I_L . This decay time can be approximated by the following equation:

$$
t_{DECAY} = \frac{C_L \; \Delta V}{I_L}
$$

The output disable time, t_{DIS} , is the difference between $t_{MEASURED}$ and t_{DECAY} as shown in Figure 27. The time t_{MEASURED} is the interval from when the reference signal switches to when the output voltage decays ∆V from the measured output high or output low voltage. t_{DECAY} is calculated with test loads C_{L} and I_L, and with ΔV equal to 0.5 V.

Output Enable Time

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The output enable time, t_{ENA} , is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram (Figure 27). If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

Example System Hold Time Calculation

To determine the data output hold time in a particular system, first calculate t_{DECAY} using the equation given above. Choose ∆V to be the difference between the ADSP-2106x's output voltage and the input threshold for the device requiring the hold time. A typical ΔV will be 0.4 V. C_L is the total bus capacitance (per data line), and I_L is the total leakage or three-state current

(per data line). The hold time will be t_{DECAY} plus the minimum disable time (i.e., t_{HDWD} for the write cycle).

Figure 27. Output Enable/Disable

Figure 28. Equivalent Device Loading for AC Measurements (Includes All Fixtures)

Figure 29. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

Capacitive Loading

Output delays and holds are based on standard capacitive loads: 50 pF on all pins (see Figure 28). The delay and hold specifications given should be derated by a factor of 1.5 ns/50 pF for loads other than the nominal value of 50 pF. Figures 30 and 31 show how output rise time varies with capacitance. Figure 32 graphically shows how output delays and holds vary with load capacitance. (Note that this graph or derating does not apply to output disable delays; see the previous section Output Disable Time under Test Conditions.) The graphs of Figures 30, 31 and 32 may not be linear outside the ranges shown.

Figure 30. Typical Output Rise Time (10%-90% V_{DD}) vs. Load Capacitance (V_{DD} = 5 V)

Figure 31. Typical Output Rise Time (0.8 V –2.0 V) vs. Load Capacitance ($V_{DD} = 5 V$)

Figure 32. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature) (V_{DD} = 5 V)

Figure 33. Typical Output Rise Time (10%-90% V_{DD}) vs. Load Capacitance (V_{DD} = 3.3 V)

Figure 35. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature) (V_{DD} = 3.3 V)

AD14060/AD14060L ASSEMBLY RECOMMENDATIONS SOCKET INFORMATION

Standard sockets and carriers are available for the AD14060/ AD14060L, if needed. Socket part number IC53-3084-262 and carrier part number ICC-308-1 are available from Yamaichi Electronics.

Trim and Form

The AD14060/AD14060L will be shipped as shown on the final page of the data sheet with untrimmed and unformed leads and with the nonconductive tie bar in place. This avoids disturbance of lead spacing and coplanarity prior to assembly. Optimally, the leads should be trimmed, formed and solder-dipped just prior to placement on the board.

Trim/Form can be accomplished with a Universal Trim/Form, Customer-Designed Trim/Form, or with the Analog Devices' Developed Tooling described below.

A trim/form tool specific to the AD14060/AD14060L has been developed and is available for use by all parties at:

The package outline and dimensions resulting from this tool are shown below. (Alternatively, the package can also be trimmed/ formed for cavity-down placement.)

PCB LAYOUT GUIDELINES

The drawing below assumes that the trim/form tooling described above is used. These recommendations are provided for user convenience and are recommendations only, based on standard practice. PCB pad footprint geometries and placement are illustrated.

NOTE: These drawings are recommended PCB layout guidelines only, and they assume that the trim/form tooling described above is used.

MECHANICAL CHARACTERISTICS Lid Deflection Analysis

External Pressure Reduction

Mechanical Model

The data below, together with the detailed mechanical drawings at the end of the data sheet, allows for construction of simple mechanical models for further analysis within targeted systems.

Mechanical Properties

308-LEAD CQFP PIN CONFIGURATION

PIN CONFIGURATIONS

ORDERING GUIDE

*Part numbers marked with an * are shipping as x-grade (preproduction) material at the time of this printing. These parts are packaged in a 308-lead Ceramic Quad Flatpack Package (CQFP). MIL-SMD parts, in the same package, are in development.

PACKAGE DIMENSIONS

Dimensions shown in inches and (mm).

308-Lead Ceramic Quad Flatpack (CQFP) (QS-308)

