

# Dual 256-Position I<sup>2</sup>C Compatible Digital Potentiometer

# AD5243/AD5248

### **FEATURES**

2-channel, 256-position

End-to-end resistance: 2.5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , and 100 k $\Omega$ 

Compact MSOP-10 (3 mm  $\times$  4.9 mm) package Fast settling time:  $t_s = 5 \mu s$  typ on power-up

Full read/write of wiper register Power-on preset to midscale

Extra package address decode pins AD0 and AD1 (AD5248 only)

Computer software replaces  $\mu C$  in factory programming applications

Single supply: 2.7 V to 5.5 V

Low temperature coefficient: 35 ppm/°C

Low power:  $I_{DD} = 6 \mu A \text{ max}$ 

Wide operating temperature: -40°C to +125°C

**Evaluation board available** 

### **APPLICATIONS**

**Systems calibrations** 

**Electronics level settings** 

Mechanical Trimmers® replacement in new designs

**Permanent factory PCB setting** 

Transducer adjustment of pressure, temperature, position, chemical, and optical sensors

RF amplifier biasing

Automotive electronics adjustment

Gain control and offset adjustment

### **GENERAL DESCRIPTION**

The AD5243 and AD5248 provide a compact 3 mm  $\times$  4.9 mm packaged solution for dual 256-position adjustment applications. These devices perform the same electronic adjustment function as a 3-terminal mechanical potentiometer (AD5243) or a 2-terminal variable resistor (AD5248). Available in four different end-to-end resistance values (2.5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , and 100 k $\Omega$ ), these low temperature coefficient devices are ideal for high accuracy and stability variable resistance adjustments. The wiper settings are controllable through the I²C compatible digital interface. The AD5248 has extra package address decode pins AD0 and AD1, allowing multiple parts to share the same I²C 2-wire bus on a PCB. The resistance between the wiper and either endpoint of the fixed resistor varies linearly with respect to the digital code transferred into the RDAC latch.¹

### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. AD5243




Figure 2. AD5248

Operating from a 2.7 V to 5.5 V power supply and consuming less than 6  $\mu A$  allows for usage in portable battery-operated applications.

For applications that program the AD5243/AD5258 at the factory, Analog Devices offers device programming software running on Windows® NT/2000/XP operating systems. This software effectively replaces any external I²C controllers, which in turn enhances users' systems time-to-market. An AD5243/AD5248 evaluation kit and software are available. The kit includes a cable and instruction manual.

<sup>1</sup>The terms digital potentiometer, VR, and RDAC are used interchangeably.

#### Rev 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **TABLE OF CONTENTS**

Electrical Characteristics—2.5 kΩ Version3	ESD Protection
Electrical Characteristics— $10~{\rm k}\Omega$ , $50~{\rm k}\Omega$ , $100~{\rm k}\Omega$ Versions 4	Terminal Voltage Operating
Timing Characteristics—All Versions5	Power-Up Sequence
Absolute Maximum Ratings6	Layout and Power Supply By
ESD Caution6	Constant Bias to Retain Resi
Pin Configurations and Function Descriptions7	Evaluation Board
Typical Performance Characteristics	I <sup>2</sup> C Interface
Test Circuits	I <sup>2</sup> C Compatible 2-Wire Seria
Theory of Operation	Outline Dimensions
Programming the Variable Resistor and Voltage13	Ordering Guide
Programming the Potentiometer Divider 14	Ordering Guide
REVISION HISTORY	13 Ollin
Revision 0: Initial Version	

ESD Protection	14
Terminal Voltage Operating Range	14
Power-Up Sequence	14
Layout and Power Supply Bypassing	14
Constant Bias to Retain Resistance Setting	15
Evaluation Board	15
I <sup>2</sup> C Interface	16
I <sup>2</sup> C Compatible 2-Wire Serial Bus	16
Outline Dimensions	19
Ordering Guide	19

### **REVISION HISTORY**

# **ELECTRICAL CHARACTERISTICS—2.5 kΩ VERSION**

 $V_{\rm DD} = 5~V~\pm~10\%, or~3~V~\pm~10\%; V_{\rm A} = +V_{\rm DD}; V_{\rm B} = 0~V; -40^{\circ}C < T_{\rm A} < +125^{\circ}C; unless~otherwise~noted.$ 

Table 1.

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MOI	DE					
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL	$R_{WB}$ , $V_A$ = no connect	-2	±0.1	+2	LSB
Resistor Integral Nonlinearity <sup>2</sup>	R-INL	$R_{WB}$ , $V_A = no connect$	-6	±0.75	+6	LSB
Nominal Resistor Tolerance <sup>3</sup>	$\DeltaR_AB$	T <sub>A</sub> = 25°C	-20		+55	%
Resistance Temperature Coefficient	$(\Delta R_{AB}/R_{AB})/\Delta T$	$V_{AB} = V_{DD}$ , wiper = no connect		35		ppm/°C
R <sub>WB</sub> (Wiper Resistance)	R <sub>WB</sub>	Code = $0x00$ , $V_{DD} = 5 V$		160	200	Ω
DC CHARACTERISTICS—POTENTIOMETE	R DIVIDER MODE	(Specifications Apply to All VRs)				
Differential Nonlinearity <sup>4</sup>	DNL		-1.5	±0.1	+1.5	LSB
Integral Nonlinearity	INL		-2	±0.6	+2	LSB
Voltage Divider Temperature Coefficient	$(\Delta V_W/V_W)/\Delta T$	Code = 0x80		15		ppm/°C
Full-Scale Error	V <sub>WFSE</sub>	Code = 0xFF	-10	-2.5	0	LSB
Zero-Scale Error	V <sub>WZSE</sub>	Code = 0x00	0	2	10	LSB
RESISTOR TERMINALS		3, 35, 10				
Voltage Range⁵	$V_A$ , $V_B$ , $V_W$	* 30°	GND		$V_{DD}$	V
Capacitance <sup>6</sup> A, B	$C_A, C_B$	f = 1 MHz, measured to GND, Code = $0x80$		45		pF
Capacitance <sup>6</sup> W	Cw	f = 1 MHz, measured to GND, Code = $0x80$		60		рF
Shutdown Supply Current <sup>7</sup>	I <sub>A_SD</sub>	$V_{DD} = 5.5 \text{ V}$		0.01	1	μΑ
Common-Mode Leakage	I <sub>CM</sub>	$V_A = V_B = V_{DD}/2$		1		nA
DIGITAL INPUTS AND OUTPUTS						
Input Logic High	V <sub>IH</sub>	$V_{DD} = 5 \text{ V}$	2.4			V
Input Logic Low	VIL	$V_{DD} = 5 \text{ V}$			0.8	V
Input Logic High	VIH	$V_{DD} = 3 \text{ V}$	2.1			V
Input Logic Low	VIL	$V_{DD} = 3 \text{ V}$			0.6	V
Input Current	Inc	$V_{IN} = 0 \text{ V or } 5 \text{ V}$			±1	μΑ
Input Capacitance <sup>6</sup>	C <sub>IL</sub>			5		рF
POWER SUPPLIES						
Power Supply Range	V <sub>DD RANGE</sub>		2.7		5.5	V
Supply Current	I <sub>DD</sub>	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}$		3.5	6	μΑ
Power Dissipation <sup>8</sup>	P <sub>DISS</sub>	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}, V_{DD} = 5 \text{ V}$			30	μW
Power Supply Sensitivity	PSS	$V_{DD} = 5 \text{ V} \pm 10\%$ , Code = midscale		±0.02	±0.08	%/%
DYNAMIC CHARACTERISTICS 9						
Bandwidth –3 dB	BW_2.5 K	Code = 0x80		4.8		MHz
Total Harmonic Distortion	THDw	$V_A = 1 \text{ V rms}, V_B = 0 \text{ V}, f = 1 \text{ kHz}$		0.1		%
$V_W$ Settling Time	ts	$V_A = 5 \text{ V}, V_B = 0 \text{ V}, \pm 1 \text{ LSB error band}$		1		μs
Resistor Noise Voltage Density	e <sub>N_wB</sub>	$R_{WB} = 1.25 \text{ k}\Omega, R_S = 0$		3.2		nV/√Hz

See notes at end of section.

# ELECTRICAL CHARACTERISTICS—10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ Versions

 $V_{DD} = 5~V~\pm~10\%, or~3~V~\pm~10\%; V_A = V_{DD}; V_B = 0~V; -40^{\circ}C < T_A < 125^{\circ}C; unless otherwise~noted.$ 

Table 2.

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MOD	DE					
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL	$R_{WB}$ , $V_A = no connect$	-1	±0.1	+1	LSB
Resistor Integral Nonlinearity <sup>2</sup>	R-INL	$R_{WB}$ , $V_A = no connect$	-2.5	±0.25	+2.5	LSB
Nominal Resistor Tolerance <sup>3</sup>	$\DeltaR_AB$	T <sub>A</sub> = 25°C	-20		+20	%
Resistance Temperature Coefficient	$(\Delta R_{AB}/R_{AB})/\Delta T$	$V_{AB} = V_{DD}$ , wiper = no connect		35		ppm/°C
R <sub>WB</sub> (Wiper Resistance)	R <sub>WB</sub>	Code = $0x00, V_{DD} = 5 V$		160	200	Ω
DC CHARACTERISTICS—POTENTIOMETE	R DIVIDER MODE	(Specifications Apply to All VRs)				
Differential Nonlinearity <sup>4</sup>	DNL		-1	±0.1	+1	LSB
Integral Nonlinearity <sup>4</sup>	INL		-1	±0.3	+1	LSB
Voltage Divider Temperature Coefficient	$(\Delta V_W/V_W)/\Delta T$	Code = 0x80		15		ppm/°C
Full-Scale Error	V <sub>WFSE</sub>	Code = 0xFF	-2.5	-1	0	LSB
Zero-Scale Error	V <sub>wzse</sub>	Code = 0x00	- 0	1	2.5	LSB
RESISTOR TERMINALS		3, 32	_			
Voltage Range⁵	$V_A$ , $V_B$ , $V_W$		GND		$V_{\text{DD}}$	V
Capacitance <sup>6</sup> A, B	C <sub>A</sub> , C <sub>B</sub>	f = 1 MHz, measured to GND, Code = $0x80$		45		pF
Capacitance <sup>6</sup> W	Cw	f = 1  MHz, measured to GND, Code = 0x80		60		pF
Shutdown Supply Current <sup>7</sup>	I <sub>A_SD</sub>	$V_{DD} = 5.5 \text{ V}$		0.01	1	μΑ
Common-Mode Leakage	I <sub>CM</sub>	$V_A = V_B = V_{DD}/2$		1		nA
DIGITAL INPUTS AND OUTPUTS						
Input Logic High	V <sub>IH</sub>	$V_{DD} = 5 \text{ V}$	2.4			V
Input Logic Low	V <sub>IL</sub>	$V_{DD} = 5 \text{ V}$			0.8	V
Input Logic High	V <sub>IH</sub>	$V_{DD} = 3 \text{ V}$	2.1			V
Input Logic Low	V <sub>IL</sub>	$V_{DD} = 3 \text{ V}$			0.6	V
Input Current	l <sub>IL</sub>	$V_{IN} = 0 \text{ V or 5 V}$			±1	μΑ
Input Capacitance	CIL			5		рF
POWER SUPPLIES						
Power Supply Range	V <sub>DD RANGE</sub>		2.7		5.5	V
Supply Current	I <sub>DD</sub>	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}$		3.5	6	μΑ
Power Dissipation	P <sub>DISS</sub>	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}, V_{DD} = 5 \text{ V}$			30	μW
Power Supply Sensitivity	PSS	$V_{DD} = 5 \text{ V} \pm 10\%$ , Code = midscale		±0.02	±0.0 8	%/%
DYNAMIC CHARACTERISTICS						
Bandwidth –3 dB	BW	$R_{AB}$ = 10 kΩ/50 kΩ/100 kΩ, Code = 0x80		600/100/4 0		kHz
Total Harmonic Distortion	THDw	$V_A = 1 \text{ V rms}, V_B = 0 \text{ V}, f = 1 \text{ kHz}, R_{AB} = 10 \text{ k}\Omega$		0.1		%
$V_W$ Settling Time (10 kΩ/50 kΩ/100 kΩ)	ts	$V_A = 5 \text{ V}, V_B = 0 \text{ V}, \pm 1 \text{ LSB error band}$		2		μs
Resistor Noise Voltage Density	e <sub>N_wB</sub>	$R_{WB} = 5 \text{ k}\Omega, R_S = 0$		9		nV/√Hz

See notes at end of section.

### TIMING CHARACTERISTICS—ALL VERSIONS

 $V_{\rm DD} = 5 \ V \pm 10\%$ , or  $3 \ V \pm 10\%$ ;  $V_{\rm A} = V_{\rm DD}$ ;  $V_{\rm B} = 0 \ V$ ;  $-40 \ ^{\circ}\text{C} < T_{\rm A} < +125 \ ^{\circ}\text{C}$ ; unless otherwise noted.

### Table 3.

Symbol	Conditions	Min	Typ¹	Max	Unit
tions Apply	to All Parts)				
$f_{SCL}$		0		400	kHz
t <sub>1</sub>		1.3			μs
t <sub>2</sub>	After this period, the first clock pulse is generated.	0.6			μs
t <sub>3</sub>		1.3			μs
t <sub>4</sub>		0.6			μs
<b>t</b> <sub>5</sub>		0.6			μs
t <sub>6</sub>				0.9	μs
<b>t</b> <sub>7</sub>		100			ns
t <sub>8</sub>				300	ns
<b>t</b> 9				300	ns
t <sub>10</sub>	2_	0.6			μs
	A TA CO				
	4 76				
	tions Apply  fscL  t1  t2  t3  t4  t5  t6  t7  t8  t9  t10	tions Apply to All Parts)  fscL t1 t2 After this period, the first clock pulse is generated.  t3 t4 t5 t6 t7 t8 t9	tions Apply to All Parts)    f_{SCL}	tions Apply to All Parts)    f_{SCL}	tions Apply to All Parts)    f_{SCL}

#### **NOTES**

<sup>&</sup>lt;sup>2</sup> Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.

 $<sup>{}^{3}</sup>$   $\dot{V}_{AB} = V_{DD}$ , wiper (VW) = no connect.

<sup>&</sup>lt;sup>4</sup> INL and DNL are measured at  $V_W$  with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter.  $V_A = V_{DD}$  and  $V_B = 0$  V. DNL specification limits of  $\pm 1$  LSB maximum are guaranteed monotonic operating conditions.

<sup>&</sup>lt;sup>5</sup> Resistor terminals A, B, W have no limitations on polarity with respect to each other.

<sup>&</sup>lt;sup>6</sup> Guaranteed by design and not subject to production test.

<sup>7</sup> Measured at the A terminal. The A terminal is open circuited in shutdown mode.

<sup>8</sup>P<sub>DISS</sub> is calculated from ( $I_{DD} \times V_{DD}$ ). CMOS logic level inputs result in minimum power dissipation.

 $<sup>^{9}</sup>$ All dynamic characteristics use  $V_{DD} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>10</sup>See timing diagrams for locations of measured values.

<sup>&</sup>lt;sup>11</sup>The maximum t<sub>HD:DAT</sub> must be met only if the device does not stretch the low period (t<sub>LOW</sub>) of the SCL signal.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 4.

Parameter	Value
V <sub>DD</sub> to GND	–0.3 V to +7 V
$V_A$ , $V_B$ , $V_W$ to GND	$V_{DD}$
Terminal Current, Ax to Bx, Ax to Wx, Bx to Wx <sup>1</sup>	
Pulsed	±20 mA
Continuous	±5 mA
Digital Inputs and Output Voltage to GND	0 V to 7 V
Operating Temperature Range	−40°C to +125°C
Maximum Junction Temperature (T <sub>JMAX</sub> )	150°C
Storage Temperature	−65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
Thermal Resistance <sup>2</sup> θ <sub>JA</sub> : MSOP-10	230°C/W

<sup>&</sup>lt;sup>1</sup>Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



<sup>&</sup>lt;sup>2</sup>Package power dissipation =  $(T_{JMAX} - T_A)/\theta_{JA}$ .

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. AD5243 Pin Configuration




Figure 4. AD5248 Pin Configuration

**Table 5. AD5243 Pin Function Descriptions** 

Pin		
No.	Mnemonic	Description
1	B1	B1 Terminal.
2	A1	A1 Terminal.
3	W2	W2 Terminal.
4	GND	Digital Ground.
5	$V_{DD}$	Positive Power Supply.
6	SCL	Serial Clock Input. Positive edge triggered.
7	SDA	Serial Data Input/Output.
8	A2	A2 Terminal.
9	B2	B2 Terminal.
10	W1	W1 Terminal.

**Table 6. AD5248 Pin Function Descriptions** 

	Pin		
	No.	Mnemonic	Description
	1	B1	B1 Terminal.
	2	AD0	Programmable Address Bit 0 for Multiple Package Decoding.
	3	W2	W2 Terminal.
	4 🚴	GND	Digital Ground.
	5	$V_{DD}$	Positive Power Supply.
2	6	SCL	Serial Clock Input. Positive edge triggered.
	7	SDA	Serial Data Input/Output.
	8	AD1	Programmable Address Bit 1 for Multiple Package Decoding.
	9	B2	B2 Terminal.
	10	W1	W1 Terminal.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. R-INL vs. Code vs. Supply Voltages




Figure 6. R-DNL vs. Code vs. Supply Voltages




Figure 7. INL vs. Code vs. Temperature




Figure 8. DNL vs. Code vs. Temperature




Figure 9. INL vs. Code vs. Supply Voltages




Figure 10. DNL vs. Code vs. Supply Voltages

Rev. 0 | Page 8 of 20




Figure 13. Full-Scale Error vs. Temperature

Figure 16. Rheostat Mode Tempco  $\Delta R_{WB}/\Delta T$  vs. Code




Figure 17. Potentiometer Mode Tempco ΔV<sub>WB</sub>/ΔT vs. Code




Figure 20. Gain vs. Frequency vs. Code,  $R_{AB} = 50 \text{ k}\Omega$ 




Figure 18. Gain vs. Frequency vs. Code,  $R_{AB} = 2.5 \text{ k}\Omega$ 




Figure 21. Gain vs. Frequency vs. Code,  $R_{AB} = 100 \text{ k}\Omega$ 




Figure 19. Gain vs. Frequency vs. Code,  $R_{AB} = 10 \text{ k}\Omega$ 





Figure 22. -3 dB Bandwidth @ Code = 0x80

Rev. 0 | Page 10 of 20



# **TEST CIRCUITS**

Figure 29 through Figure 35 illustrate the test circuits that define the test conditions used in the product specification tables.




Figure 29. Test Circuit for Potentiometer Divider Nonlinearity Error (INL, DNL)




Figure 30. Test Circuit for Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 31. Test Circuit for Wiper Resistance




Figure 32. Test Circuit for Power Supply Sensitivity(PSS, PSSR)




Figure 33. Test Circuit for Gain vs. Frequency




Figure 34. Test Circuit for Incremental On Resistance




Figure 35. Test Circuit for Common-Mode Leakage Current

### THEORY OF OPERATION

The AD5243/AD5248 are 256-position digitally controlled variable resistor (VR) devices.

An internal power-on preset places the wiper at midscale during power-on, which simplifies the fault condition recovery at power-up.

# PROGRAMMING THE VARIABLE RESISTOR AND VOLTAGE

### **Rheostat Operation**

The nominal resistance of the RDAC between Terminals A and B is available in 2.5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , and 100 k $\Omega$ . The nominal resistance (RAB) of the VR has 256 contact points accessed by the wiper terminal, plus the B terminal contact. The 8-bit data in the RDAC latch is decoded to select one of the 256 possible settings.




Figure 36. Rheostat Mode Configuration

Assuming that a 10 k $\Omega$  part is used, the wiper's first connection starts at the B terminal for data 0x00. Because there is a 50  $\Omega$  wiper contact resistance, such a connection yields a minimum of 100  $\Omega$  (2 × 50  $\Omega$ ) resistance between Terminals W and B. The second connection is the first tap point, which corresponds to 139  $\Omega$  (RwB = RAB/256 + 2 × RW = 39  $\Omega$  + 2 × 50  $\Omega$ ) for data 0x01. The third connection is the next tap point, representing 178  $\Omega$  (2 × 39  $\Omega$  + 2 × 50  $\Omega$ ) for data 0x02, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at 10,100  $\Omega$  (RAB + 2 × RW).




Figure 37. AD5243 Equivalent RDAC Circuit

The general equation determining the digitally programmed output resistance between W and B is

$$R_{WB}(D) = \frac{D}{256} \times R_{AB} + 2 \times R_W \tag{1}$$

where:

*D* is the decimal equivalent of the binary code loaded in the 8-bit RDAC register.

 $R_{AB}$  is the end-to-end resistance.

 $R_W$  is the wiper resistance contributed by the on resistance of the internal switch.

In summary, if  $R_{AB}=10~k\Omega$  and the A terminal is open circuited, the following output resistance  $R_{WB}$  is set for the indicated RDAC latch codes.

Table 7. Codes and Corresponding RwB Resistance

D (Dec)	R <sub>WB</sub> (Ω)	Output State
255	9,961	Full scale (R <sub>AB</sub> – 1 LSB + R <sub>W</sub> )
128	5,060	Midscale
~1 <b>~O</b> `	139	1 LSB
0	100	Zero scale (wiper contact resistance)

Note that, in the zero-scale condition, a finite wiper resistance of  $100~\Omega$  is present. Care should be taken to limit the current flow between W and B in this state to a maximum pulse current of no more than 20 mA. Otherwise, degradation or possible destruction of the internal switch contact can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between the Wiper W and Terminal A also produces a digitally controlled complementary resistance,  $R_{WA}$ . When these terminals are used, the B terminal can be opened. Setting the resistance value for  $R_{WA}$  starts at a maximum value of resistance and decreases as the data loaded in the latch increases in value. The general equation for this operation is

$$R_{WA}(D) = \frac{256 - D}{256} \times R_{AB} + 2 \times R_{W}$$
 (2)

For  $R_{AB}$  = 10 k $\Omega$  and the B terminal open circuited, the following output resistance  $R_{WA}$  is set for the indicated RDAC latch codes.

Table 8. Codes and Corresponding  $R_{\text{WA}}$  Resistance

D (Dec)	R <sub>WA</sub> (Ω)	Output State
255	139	Full scale
128	5,060	Midscale
1	9,961	1 LSB
0	10,060	Zero scale

Typical device-to-device matching is process lot dependent and may vary by up to  $\pm 30\%$ . Because the resistance element is processed in thin film technology, the change in  $R_{AB}$  with temperature has a very low 35 ppm/°C temperature coefficient.

# PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper-to-B and wiper-to-A proportional to the input voltage at A to B. Unlike the polarity of  $V_{\rm DD}$  to GND, which must be positive, voltage across A to B, W to A, and W to B can be at either polarity.




Figure 38. Potentiometer Mode Configuration

If ignoring the effect of the wiper resistance for approximation, connecting the A terminal to 5 V and the B terminal to ground produces an output voltage at the wiper-to-B starting at 0 V up to 1 LSB less than 5 V. Each LSB of voltage is equal to the voltage applied across terminal AB divided by the 256 positions of the potentiometer divider. The general equation defining the output voltage at  $V_{\rm W}$  with respect to ground for any valid input voltage applied to terminals A and B is

$$V_W(D) = \frac{D}{256} V_A + \frac{256 - D}{256} V_B \tag{3}$$

A more accurate calculation, which includes the effect of wiper resistance,  $V_w$ , is

$$V_{W}(D) = \frac{R_{WB}(D)}{R_{AB}} V_{A} + \frac{R_{WA}(D)}{R_{AB}} V_{B}$$
 (4)

Operation of the digital potentiometer in the divider mode results in a more accurate operation overtemperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors  $R_{WA}$  and  $R_{WB}$  and not the absolute values. Therefore, the temperature drift reduces to 15 ppm/°C.

### **ESD PROTECTION**

All digital inputs are protected with a series of input resistors and parallel Zener ESD structures, shown in Figure 39 and Figure 40. This applies to the digital input pins SDA, SCL, AD0, and AD1 (AD5248 only).




Figure 39. ESD Protection of Digital Pins




Figure 40. ESD Protection of Resistor Terminals

### **TERMINAL VOLTAGE OPERATING RANGE**

The AD5243/AD5248  $V_{\rm DD}$  and GND power supply defines the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on Terminals A, B, and W that exceed  $V_{\rm DD}$  or GND are clamped by the internal forward biased diodes (see Figure 41).




Figure 41. Maximum Terminal Voltages Set by V<sub>DD</sub> and GND

### **POWER-UP SEQUENCE**

Because the ESD protection diodes limit the voltage compliance at Terminals A, B, and W (see Figure 41), it is important to power  $V_{\rm DD}/GND$  before applying any voltage to Terminals A, B, and W; otherwise, the diode is forward biased such that  $V_{\rm DD}$  is powered unintentionally and may affect the rest of the user's circuit. The ideal power-up sequence is in the following order: GND,  $V_{\rm DD}$ , digital inputs, and then  $V_{\rm A}$ ,  $V_{\rm B}$ , and  $V_{\rm W}$ . The relative order of powering  $V_{\rm A}$ ,  $V_{\rm B}$ ,  $V_{\rm W}$ , and the digital inputs is not important as long as they are powered after  $V_{\rm DD}/GND$ .

### LAYOUT AND POWER SUPPLY BYPASSING

It is good practice to employ compact, minimum lead length layout design. The leads to the inputs should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also good practice to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device should be bypassed with disk or chip ceramic capacitors of 0.01  $\mu F$  to 0.1  $\mu F$  to 0.1  $\mu F$  to 10  $\mu F$  tantalum or electrolytic capacitors should also be applied at the supplies to minimize any transient disturbance and low frequency ripple (see Figure 42). Note that the digital ground should also be joined remotely to the analog ground at one point to minimize the ground bounce.




Figure 42. Power Supply Bypassing

### **CONSTANT BIAS TO RETAIN RESISTANCE SETTING**

For users who desire nonvolatility but cannot justify the additional cost for the EEMEM, the AD5243/AD5248 may be considered as low cost alternatives by maintaining a constant bias to retain the wiper setting. The AD5243/AD5248 are designed specifically with low power in mind, which allows low power consumption even in battery-operated systems. The graph in Figure 43 demonstrates the power consumption from a 3.4 V 450 mAhr Li-Ion cell phone battery, which is connected to the AD5243/AD5248. The measurement over time shows that the device draws approximately 1.3  $\mu A$  and consumes negligible power. Over a course of 30 days, the battery is depleted by less than 2%, the majority of which is due to the intrinsic leakage current of the battery itself.




Figure 43. Battery Operating Life Depletion

This demonstrates that constantly biasing the potentiometer is not an impractical approach. Most portable devices do not require the removal of batteries for the purpose of charging. Although the resistance setting of the AD5243/AD5248 is lost when the battery needs replacement, such events occur rather infrequently such that this inconvenience is justified by the lower cost and smaller size offered by the AD5243/AD5248. If and when total power is lost, the user should be provided with a means to adjust the setting accordingly.

### **EVALUATION BOARD**

An evaluation board, along with all necessary software, is available to program the AD5243/AD5248 from any PC running Windows 98/2000/XP. The graphical user interface, as shown in Figure 44, is straightforward and easy to use. More detailed information is available in the user manual, which comes with the board.




Figure 44. AD5243 Evaluation Board Software

The AD5243/AD5248 start at midscale upon power-up. To increment or decrement the resistance, the user may simply move the scrollbars on the left. To write any specific value, the user should use the bit pattern in the upper screen and press the Run button. The format of writing data to the device is shown in Table 9. To read the data out from the device, the user can simply press the Read button. The format of the read bits is shown in Table 10.

### I<sup>2</sup>C INTERFACE

### I<sup>2</sup>C COMPATIBLE 2-WIRE SERIAL BUS

The 2-wire I<sup>2</sup>C serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a START condition, which is when a high-to-low transition on the SDA line occurs while SCL is high (see Figure 46). The following byte is the slave address byte, which consists of the slave address followed by an R/W bit (this bit determines whether data is read from or written to the slave device). The AD5243 has a fixed slave address byte, while the AD5248 has two configurable address bits AD0 and AD1 (see Table 9).

The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the  $R/\overline{W}$  bit is high, the master reads from the slave device. On the other hand, if the  $R/\overline{W}$  bit is low, the master writes to the slave device.

2. In the write mode, the second byte is the instruction byte. The first bit (MSB) of the instruction byte is the RDAC subaddress select bit. A Logic Low selects Channel 1 and a Logic High selects Channel 2.

The second MSB, SD, is a shutdown bit. A logic high causes an open circuit at Terminal A while shorting the wiper to Terminal B. This operation yields almost 0  $\Omega$  in rheostat mode or 0 V in potentiometer mode. It is important to note that the shutdown operation does not disturb the contents of the register. When brought out of shutdown, the previous setting is applied to the RDAC. Also, during shutdown, new settings can be programmed. When the part is returned from shutdown, the corresponding VR setting is applied to the RDAC.

The remainder of the bits in the instruction byte are don't care bits (see Table 9).

After acknowledging the instruction byte, the last byte in write mode is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 46 and Figure 47).

3. In the read mode, the data byte follows immediately after the acknowledgment of the slave address byte. Data is transmitted over the serial bus in sequences of nine clock pulses (a slight difference with the write mode, eight data bits are followed by an acknowledge bit). Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 48 and Figure 49).

Note that the channel of interest is the one that is previously selected in the write mode. In the case where users need to read the RDAC values of both channels, they need to program the first channel in the write mode and then change to the read mode to read the first channel value. After that, they need to change back to the write mode with the second channel selected and read the second channel value in the read mode again. It is not necessary for users to issue the Frame 3 data byte in the write mode for subsequent readback operation. Users should refer to Figure 48 and Figure 49 for the programming format.

4. After all data bits have been read or written, a STOP condition is established by the master. A STOP condition is defined as a low-to-high transition on the SDA line while SCL is high. In write mode, the master pulls the SDA line high during the tenth clock pulse to establish a STOP condition (see Figure 46 and Figure 47). In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the tenth clock pulse, which goes high to establish a STOP condition (see Figure 48 and Figure 49).

A repeated write function gives the user flexibility to update the RDAC output a number of times after addressing and instructing the part only once. For example, after the RDAC has acknowledged its slave address and instruction bytes in the write mode, the RDAC output updates on each successive byte. If different instructions are needed, the write/read mode has to start again with a new slave address, instruction, and data byte. Similarly, a repeated read function of the RDAC is also allowed.

### Table 9. Write Mode

### AD5243

S	0	1	0	1	1	1	1	W	Α	A0	SD	Χ	Χ	Χ	Χ	Χ	Χ	Α	D7	D6	D5	D4	D3	D2	D1	D0	Α	Р
	Slave Address Byte Instruction Byte												Data	Byte	·		·											

#### **AD5248**

S	0	1	0	1	1	AD1	AD0	W	Α	A0	SD	Χ	Χ	Χ	Χ	Χ	Χ	Α	D7	D6	D5	D4	D3	D2	D1	D0	Α	Р
			S	lave	Add	ress Byte	9			Instruction Byte									Data	Byte								

### Table 10. Read Mode

### AD5243

S	0	1	0	1	1	1	1	R	Α	D7	D6	D5	D4	D3	D2	D1	D0	Α	Р
Slave Address Byte										Data	Byte								

### AD5248

S	0	1	0	1	1	AD1	AD0	R	Α	D7	D6	D5	D4	D3	D2	D1	D0	Α	Р
				Slav	e Addı	ress Byte							Data	Byte					
											- 1	2 34	-						
											_Gc	3	G						
	GEND									90	- 43		1						
		onditio				R = Read.													
	P = Stop condition. A0 =				A0 = RDAC subaddress select bit.														
A =	- Ackno	wledge	١.		SD =	Shutdown	connects wij	per to B	termina	l and									
X =	Don't	care.			ope	n circuits A	terminal. It	does not	change	content:	S								
W =	W = Write.				of wiper register.														
AD	AD0, AD1 = Package pin				D7, D6, D5, D4, D3, D2, D1, D0 = Data bits.														
		mable a		bits.	,														
											_								




Figure 45.  $I^2C$  Interface Detailed Timing Diagram




Figure 46. Writing to the RDAC Register—AD5243




Figure 47. Writing to the RDAC Register—AD5248




Figure 48. Reading Data from a Previously Selected RDAC Register in Write Mode—AD5243




Figure 49. Reading Data from a Previously Selected RDAC Register in Write Mode—AD5248

### Multiple Devices on One Bus (Applies Only to AD5248)

Figure 50 shows four AD5248 devices on the same serial bus. Each has a different slave address, because the states of their AD0 and AD1 pins are different. This allows each device on the bus to be written to or read from independently. The master device output bus line drivers are open-drain pull-downs in a fully  $\rm I^2C$  compatible interface.





Figure 50. Multiple AD5248 Devices on One I<sup>2</sup>C Bus

# **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-187BA

Figure 51. 10-Lead Mini Small Outline Package [MSOP] (RM-10) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model	R <sub>AB</sub>	Temperature	Package Description	Package Option	Branding
AD5243BRM2.5	2.5 kΩ	−40°C to +125°C	MSOP-10	RM-10	D0L
AD5243BRM2.5-RL7	2.5 kΩ	-40°C to +125°C	MSOP-10	RM-10	D0L
AD5243BRM10	10 kΩ	-40°C to +125°C	MSOP-10	RM-10	D0M
AD5243BRM10-RL7	10 kΩ	-40°C to +125°C	MSOP-10	RM-10	D0M
AD5243BRM50	50 kΩ	-40°C to +125°C	MSOP-10	RM-10	D0N
AD5243BRM50-RL7	50 kΩ	−40°C to +125°C	MSOP-10	RM-10	D0N
AD5243BRM100	100 kΩ	-40°C to +125°C	MSOP-10	RM-10	D0P
AD5243BRM100-RL7	100 kΩ	−40°C to +125°C	MSOP-10	RM-10	D0P
AD5243EVAL	See Note 1		Evaluation Board		
AD5248BRM2.5	2.5 kΩ	−40°C to +125°C	MSOP-10	RM-10	D1F
AD5248BRM2.5-RL7	2.5 kΩ	-40°C to +125°C	MSOP-10	RM-10	D1F
AD5248BRM10	10 kΩ	-40°C to +125°C	MSOP-10	RM-10	D1G
AD5248BRM10-RL7	10 kΩ	-40°C to +125°C	MSOP-10	RM-10	D1G
AD5248BRM50	50 kΩ	-40°C to +125°C	MSOP-10	RM-10	D1H
AD5248BRM50-RL7	50 kΩ	-40°C to +125°C	MSOP-10	RM-10	D1H
AD5248BRM100	100 kΩ	-40°C to +125°C	MSOP-10	RM-10	D1J
AD5248BRM100-RL7	100 kΩ	-40°C to +125°C	MSOP-10	RM-10	D1J
AD5248EVAL	See Note 1		Evaluation Board		

The evaluation board is shipped with the 10 k $\Omega$  R<sub>AB</sub> resistor option; however, the board is compatible with all available resistor value options.

**NOTES** 



Purchase of licensed I<sup>2</sup>C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Phillips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

