

12-Bit 65 MSPS Quad A/D Converter with Integrated Signal Conditioning

AD15452

FEATURES

12-bit, 65 MSPS, quad, analog-to-digital converter Differential input with 100 Ω input impedance Full-scale analog input: 296 mV p-p 200 MHz, 3 dB bandwidth SNR @ –9 dBFS 64 dBFS (70 MHz AIN) 64 dBFS (140 MHz AIN) SFDR @ –9 dBFS

81 dBFS (70 MHz AIN) 73 dBFS (140 MHz AIN) 475 mW per channel Quad LVDS outputs

Data clock output provided
Offset binary output data format

APPLICATIONS

Antijam GPS receivers
Wireless and wired broadband communications
Communications test equipment

PRODUCT HIGHLIGHTS

- Quad, 12-bit, 65 MSPS, analog-to-digital converter with integrated analog signal conditioning optimized for antijam global positioning system receiver (AJ-GPS) applications.
- 2. Packaged in a space saving 81-lead, 10 mm x 10 mm chip scale package ball grid array (CSP_BGA) and specified over the industrial temperature range (-40°C to +85°C).

GENERAL DESCRIPTION

The AD15452 is a quad, 12-bit, 65 MSPS, analog-to-digital converter (ADC). It features a differential front-end amplification circuit followed by a sample-and-hold amplifier and multistage pipeline analog-to-digital converter. It is designed to operate with a 3.3 V analog supply and a 3.3 V digital supply. Each input is fully differential. The input signals are ac-coupled and terminated in 100 Ω input impedances. The full-scale differential signal input range is 296 mV p-p.

Four separate 12-bit digital output signals provide data flow from the ADCs. The digital output data is presented in offset binary format. A single-ended clock input is used to control all internal conversion cycles. The AD15452 is optimized for applications in antijam global positioning receivers and is suited for communications applications.

FUNCTIONAL BLOCK DIAGRAM




TABLE OF CONTENTS

Features	1
Applications	1
Product Highlights	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	3
Electrical Characteristics	3
Timing Diagram	5
Absolute Maximum Ratings	6
ESD Caution	6
Pin Configuration and Function Descriptions	7
Terminology	8

1	Typical Performance Characteristics	10
1	Theory of Operation	13
1	Analog Inputs	13
1	Voltage Reference	13
1	Clock Input and Considerations	13
2	Digital Outputs	13
3	Timing	14
3	DTP Pin	14
5	Power-Down Mode	14
6	Power Supplies	
6	Outline Dimensions	
escriptions7	Ordering Guide	15
8	Com	

REVISION HISTORY

10/05—Rev. 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

 $@ AVDD = DRVDD = PLLVDD = 3.3 \ V, Encode = 65 \ MSPS, AIN = -9 \ dBFS \ differential \ input, T_A = 25 ^{\circ}C, unless \ otherwise \ noted.$

Table 1.

Parameter	Temp	Test Level	Min	Тур	Max	Unit
RESOLUTION	-			12		Bits
ACCURACY						
No Missing Codes	Full	IV		Guaranteed		
Offset Error	25°C	Ti	-5	Guaranteed	+5	% FSR
Gain Error	25°C	li –	-12.5		+12.5	% FSR
Differential Nonlinearity (DNL)	Full	V	. 2.15	±0.35	2.0	LSB
Integral Nonlinearity (INL)	Full	V		±0.5		LSB
TEMPERATURE DRIFT						
Offset Error	Full	V		±10		ppm/°C
Gain Error	Full	V		±290		ppm/°C
MATCHING CHARACTERISTICS						
Offset Error	Full	V		±2 📣		% FSR
Gain Error	Full	V		±1.2		% FSR
INPUT REFERRED NOISE	Full	V	3. %	0.82		LSB rms
ANALOG INPUT	T un		1 16	0.02		ESD THIS
Input Range	Full	IV	30 75	296		mV p-p
Input Resistance ¹	25°C	v	132	100		Ω
Input Capacitance ¹	25°C	V	60.	2.5		pF
CLOCK INPUTS	25 0					φ.
High Level Input Voltage (V _{IH})	Full	IV	2			V
Low Level Input Voltage (V _{IL})	Full	IV IV	2		0.8	V
High Level Input Current (I _H)	Full	IV	-10		+10	μΑ
Low Level Input Current (I _{IL})	Full	IV	-10 -10		+10	μΑ
Input Capacitance (C _{IN})	Full	V	-10	2	T10	pF
POWER-DOWN INPUT	- Tuli	*				Pi
	E. II	l	2			
Logic 1 Voltage	Full	IV	2			V
Logic 0 Voltage	Full	IV		_	0.8	V
Input Capacitance	Full	V		2		pF
DIGITAL OUTPUTS (LVDS)						
Differential Output Voltage (V _{OD})	Full	VI	260		440	mV
Output Offset Voltage (Vos)	Full	VI	1.15	0.00	1.35	V
Output Coding				Offset binary		
CLOCK						
Maximum Conversion Rate	Full	VI	65			MSPS
Minimum Conversion Rate	Full	IV			10	MSPS
Clock Pulse Width High (t _{EH})	Full	VI	6.2			ns
Clock Pulse Width Low (t _{EL})	Full	VI	6.2			ns
OUTPUT PARAMETERS	- "] , ,		6.5	7.0	
Propagation Delay (tpd)	Full	VI	3.3	6.5	7.9	ns
Rise Time $(t_R)^2$	Full	V		250		ps
Fall Time (t _F) ²	Full	V		250		ps
FCO Propagation Delay (t _{FCO})	Full	V		6.5		ns
DCO Propagation Delay (t _{DCO})	Full	V		t _{FCO} + t _{SAMPLE} /24	-	ns
DCO to Data Delay (t _{DATA})	Full	IV	t _{SAMPLE} /24 - 250	t _{SAMPLE} /24	$t_{SAMPLE}/24 + 250$	ps
DCO – FCO Delay (t _{FRAME})	Full	IV	t _{SAMPLE} /24 - 250	t _{SAMPLE} /24	t _{SAMPLE} /24 + 250	ps
Data to Data Skew	Full	IV		±100	±250	ps
Wake-Up Time	25°C	V		250		ns
Pipeline Latency	Full	IV		10		Cycles


Parameter	Temp	Test Level	Min	Тур	Max	Unit
APERTURE						
Aperture Delay (t _A)	25°C	V		1.8		ns
Aperture Uncertainty (Jitter)	25°C			<1		ps rms
POWER SUPPLIES						
Supply Voltages						
AVDD	Full	IV	3	3.3	3.6	V
DRVDD	Full	IV	3	3.3	3.6	V
Supply Currents						
IAVDD	Full	1		540	592	mA
IDRVDD	Full	1		28	33	mA
Total Power Dissipation	25°C	V		1.9	2.0	W
Power-Down Dissipation	25°C	V		0.36		W
SIGNAL-TO-NOISE RATIO						
$f_{INPUT} = 70 \text{ MHz}$	25°C	1	62.7	64.8		dBFS
$f_{INPUT} = 110 MHz$	Full	V		64.7		dBFS
$f_{INPUT} = 140 \text{ MHz}$	25°C	1	62.5	64.6		dBFS
SINAD						
$f_{INPUT} = 70 \text{ MHz}$	25°C	1	62.4	64.7		dBFS
$f_{INPUT} = 110 MHz$	Full	V		64.4		dBFS
$f_{INPUT} = 140 \text{ MHz}$	25°C	1	61.9	64.0		dBFS
THD			. 3	E 30		
$f_{INPUT} = 70 \text{ MHz}$	Full	V	- X	-80.0		dBFS
$f_{INPUT} = 110 MHz$	Full	V	30	-77.0		dBFS
$f_{INPUT} = 140 \text{ MHz}$	Full	V		−7 3.0		dBFS
SPURIOUS-FREE DYNAMIC RANGE						
$f_{INPUT} = 70 \text{ MHz}$	25°C		73.0	81		dBFS
$f_{INPUT} = 110 MHz$	Full	V		77		dBFS
$f_{INPUT} = 140 MHz$	25℃		68.5	73		dBFS
CROSSTALK	Full	V		-60		dB

 $^{^{\}rm 1}$ Input resistance and capacitance are listed as differential values. $^{\rm 2}$ Rise and fall times are defined from 20% to 80%.

Table 2. Test Levels

Test Level	Description
I	100% production tested.
II	100% production tested at 25°C, and sample tested at specified temperatures.
III	Sample tested only.
IV	Parameter is guaranteed by design and characterization testing.
V	Parameter is a typical value only.
VI	All devices are 100% production tested at 25°C, guaranteed by design and characterization testing for industrial temperature range, 100% production tested at temperature extremes for military devices.

TIMING DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Table 3.

Tubic 5.	
Parameter	Rating
AVDD to AGND	−0.3 V to +3.9 V
DRVDD to DRGND	−0.3 V to +3.9 V
DRGND to AGND	−0.3 V to +0.3 V
DRVDD to AVDD	−3.9 V to +3.9 V
Analog Inputs	−0.3 V to AVDD
Digital Outputs	-0.3 V to DRVDD
CLK	−0.3 V to AVDD
LVDSBIAS	-0.3 V to DRVDD
PDWN, DTP	−0.3 V to AVDD
Operational Case Temperature	-40°C to +85°C
Storage Temperature Range	65°C to 150°C
Lead Temperature:	230°C
Infrared, 15 seconds	

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

as 4000 V re-ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

Table 4. Pin Function Descriptions Pin No.	Mnemonic	Description
A2	VIN+A	Channel A Positive Analog Input.
A1	VIN-A	Channel A Negative Analog Input.
B2	VIN+B	Channel B Positive Analog Input.
B1	VIN-B	Channel B Negative Analog Input.
H2	VIN+C	Channel C Positive Analog Input.
H1	VIN-C	Channel C Negative Analog Input.
J2	VIN+D	Channel D Positive Analog Input.
J1	VIN-D	Channel D Negative Analog Input.
E8	D+A	ADC A True Digital Out.
E9	D-A	ADC A Complement Digital Out.
F8	D+B	ADC B True Digital Out.
F9	D-B	ADC B Complement Digital Out.
G8	D+C	ADC C True Digital Out.
G9	D-C	ADC C Complement Digital Out.
Н8	D+D	ADC D True Digital Out.
H9	D–D	ADC D Complement Digital Out.
Ј6	CLK	Clock Input.
A7	PDWN	Power-Down Function Selection.
B3, C3, D2, E1, E2, F2, F3, F4, G3, G4, H3 H7, J7	AVDD	Analog Power Supply Connection.
A3, A4, A5, A6, B4, B5, B6, C1, C2, C4, C5, D1, D5, E5, F1, F5 G1, G2, G5, H4, H5, H6, J3, J4, J5	AGND	Analog Ground Connection.
A8, A9, B8, B9,	DRVDD	Digital Output Driver Supply Connection.
C6, C7, D6, D7, E6, E7, F6, F7, G6, G7, J8	DRGND	Digital Output Ground Connection.
D3	VREF	Voltage Reference Input/Output.
D4	SENSE	Reference Mode Selection.
E4	REFT	Differential Reference (Top).
E3	REFB	Differential Reference (Bottom).
C8	DCO+	Data Clock Output; True.
C9	DCO-	Data Clock Output; Complement.
D8	FCO+	Frame Clock Indicator; True.
D9	FCO-	Frame Clock Indicator Output; Complement.
B7	DTP	Digital Test Pattern Enable.
J9	LVDSBIAS	LVDS Output Current Set Resistor Pin.

TERMINOLOGY

Analog Bandwidth

Analog bandwidth is the analog input frequency at which the spectral power of the fundamental frequency (as determined by the FFT analysis) is reduced by 3 dB from full scale.

Aperture Delay

Aperture delay is a measure of the sample-and-hold amplifier (SHA) performance and is measured from the 50% point rising edge of the clock input to the time at which the input signal is held for conversion.

Aperture Uncertainty (Jitter)

Aperture jitter is the variation in aperture delay for successive samples and can be manifested as frequency dependent noise on the ADC input.

Clock Pulse Width and Duty Cycle

Pulse width high is the minimum amount of time that the clock pulse should be left in the Logic 1 state to achieve a rated performance. Pulse width low is the minimum time the clock pulse should be left in the low state. At a given clock rate, these specifications define an acceptable clock duty cycle.

Common-Mode Rejection Ratio (CMRR)

CMRR is defined as the amount of rejection on the differential analog inputs over the entire full-scale signal range.

Crosstalk

Crosstalk is defined as the coupling onto any other channel when one channel is driven by a full-scale signal.

Gain Flatness

Gain flatness is the measured amount of fluctuation in the analog front-end input response to the bandwidth measured.

Differential Analog Input Capacitance

The complex impedance simulated at each analog input port.

Differential Analog Input Voltage Range

The peak-to-peak differential voltage that must be applied to the converter to generate a full-scale response. Peak differential voltage is computed by observing the voltage on a pin and subtracting the voltage from a second pin that is 180° out of phase. Peak-to-peak differential is computed by rotating the input phase 180° and taking the peak measurement again. The difference is computed between both peak measurements.

Differential Nonlinearity (DNL, No Missing Codes)

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Guaranteed no missing codes to an n-bit resolution indicates that all 2ⁿ codes, respectively, must be present over all operating ranges.

Effective Number of Bits (ENOB)

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following formula, it is possible to obtain a measure of performance expressed as *N*, the effective number of bits:

$$N = (SINAD - 1.76)/6.02$$

Thus, the effective number of bits for a device for sine wave inputs at a given input frequency can be calculated directly from its measured SINAD.

Gain Error

The largest gain error is specified and is considered the difference between the measured and ideal full-scale input voltage range.

Gain Matching

Expressed in %FSR. Computed using the following equation:

$$Gain\ Matching = \frac{FSR_{\text{max}} - FSR_{\text{min}}}{\left(\frac{FSR_{\text{max}} + FSR_{\text{min}}}{2}\right)} \times 100\%$$

where

 FSR_{MAX} is the most positive gain error of the ADCs. FSR_{MIN} is the most negative gain error of the ADCs.

Second and Third Harmonic Distortion

The ratio of the rms signal amplitude to the rms value of the second or third harmonic component, reported in dBc.

Integral Nonlinearity (INL)

INL refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs 1/2 LSB before the first code transition. Positive full scale is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each particular code to the true straight line.

Noise Power Ratio (NPR)

NPR is the rms noise power injected into the ADC vs. the rejected band of interest (notch depth measured).

Offset Error

The largest offset error is specified and is considered the difference between the measured and ideal voltage at the analog input that produces the midscale code at the outputs.

Offset Matching

Expressed in mV. Computed using the following equation:

 $OffsetMatching = OFF_{MAX} - OFF_{MIN}$

where:

 OFF_{MAX} is the most positive offset error. OFF_{MIN} is the most negative offset error.

Out-of-Range Recovery Time

Out-of-range recovery time is the time it takes for the ADC to reacquire the analog input after a transient from 10% above positive full scale to 10% above negative full scale, or from 10% below negative full scale to 10% below positive full scale.

Output Propagation Delay

The delay between the clock logic threshold and the time when all bits are within valid logic levels.

Power Supply Rejection Ratio (PSRR)

PSRR is the measure of change in a given supply relative to the amount of error seen on the ADC reconstructed output. This is measured in decibels based on the spurious feedthrough of the device.

Signal-to-Noise and Distortion (SINAD) Ratio

SINAD is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding the first six harmonics and dc. The value for SNR is expressed in decibels.

Spurious-Free Dynamic Range (SFDR)

SFDR is the difference in dB between the rms amplitude of the input signal and the peak spurious signal.

Temperature Drift

The temperature drift for offset error and gain error specifies the maximum change from the initial (25°C) value to the value at T_{MIN} or T_{MAX} .

Two-Tone SFDR

The ratio of the rms value of either input tone to the rms value of the peak spurious component. The peak spurious component can be an IMD product. It may be reported in dBc (that is, degrades as signal levels are lowered) or in dBFS (always related back to converter full scale).

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Analog Input Bandwidth




Figure 5. FFT Plot with $f_{IN} = 70 \text{ MHz}$




Figure 6. FFT Plot with $f_{IN} = 110 \text{ MHz}$




Figure 7. FFT Plot with $f_{IN} = 140 \text{ MHz}$




Figure 8. Gain Flatness 30 MHz Centered @ IF





Figure 9. Typical Crosstalk






Figure 11. SFDR vs. Backoff @ AIN with $f_{IN} = 110 \text{ MHz}$




Figure 12. SFDR vs. Backoff @ AIN with $f_{IN} = 140 \text{ MHz}$




Figure 13. SNR/SFDR vs. Temperature with F_{IN} @ -9 dBFS





Figure 14. Typical INL






Figure 16. Common-Mode Rejection Ratio



THEORY OF OPERATION

The AD15452 consists of four high performance ADC channels. Each channel is independent of each other with the exception of a shared internal reference source, VREF, and sample clock. The channels consist of a differential front-end amplification circuit followed by a low-pass filter and a multistage pipeline ADC. The quantized outputs from each stage are combined into a 12-bit result. The output staging block aligns the data, carries out the error correction, and passes the data to the output buffers; the data is then serialized and aligned to the frame and output clock.

ANALOG INPUTS

Each analog input is fully differential, allowing sampling of differential input signals. The differential input signals are accoupled and terminated in 100 Ω input impedances. The full-scale differential signal input range is 296 mV p-p.

VOLTAGE REFERENCE

The AD15452 reference voltage is set internally to 0.5 V. The VREF pin and SENSE pin are used to decouple the 0.5 V reference. The VREF pin and SENSE pin must be shorted together and then decoupled with a 10 μF capacitor to AGND. Ideally, this capacitor should be placed as close to the pins as possible. The REFT pin and the REFB pin must have a 10 μF capacitor placed between the two pins.

CLOCK INPUT AND CONSIDERATIONS

Typical high speed ADCs use both clock edges to generate a variety of internal timing signals, and as a result may be sensitive to clock duty cycle. Typically, a 5% tolerance is required on the clock duty cycle to maintain dynamic performance characteristics. The AD15452 has a self-contained clock duty cycle stabilizer that retimes the nonsampling edge, providing an internal clock signal with a nominal 50% duty cycle. This allows a wide range of clock input duty cycles without affecting the performance of the AD15452.

An on-board phase-locked loop (PLL) multiplies the input clock rate for shifting the serial data out. Consequently, any change to the sampling frequency requires a minimum of 100 clock periods to allow the PLL to reacquire and lock to the new rate.

High speed, high resolution ADCs are sensitive to the quality of the clock input. The degradation in SNR at a given full-scale input frequency (f_A) due only to aperture jitter (t_A) can be calculated with the following equation:

SNR degradation = $20 \times \log 10 \left[1/2 \times \pi \times f_A \times t_A \right]$

In the equation, the rms aperture jitter, t_A , represents the root sum square of all jitter sources, which include the clock input, analog input signal, and ADC aperture jitter specification. Applications that require undersampling are particularly sensitive to jitter.

The clock input is treated as an analog signal in cases where aperture jitter can affect the dynamic range of the AD15452. Power supplies for clock drivers are separated from the ADC output driver supplies to avoid modulating the clock signal with digital noise. Low jitter, crystal-controlled oscillators make the best clock sources. If the clock is generated from another type of source (by gating, dividing, or other methods) then the original clock at the last step should retime it.

DIGITAL OUTPUTS

The AD15452 differential outputs conform to the ANSI-644 LVDS standard. To set the LVDS bias current, place a resistor (RSET is nominally equal to 4.0 k Ω) to ground at the LVDSBIAS pin. The RSET resistor current is derived on-chip and sets the output current at each output equal to a nominal 3.5 mA. A 100 Ω differential termination resistor placed at the LVDS receiver inputs results in a nominal 350 mV swing at the receiver. To adjust the differential signal swing, simply change the resistor to a different value, as shown in Table 5.

Table 5. LVDSBIAS Differential Output Swing

RSET	Differential Output Swing
3.6 kΩ	375 mV p-p
3.9 kΩ (Default)	350 mV p-p
4.3 kΩ	325 mV p-p

The AD15452 LVDS outputs facilitate interfacing with LVDS receivers in custom ASICs and FPGAs that have LVDS capability for superior switching performance in noisy environments. Single point-to-point net topologies are recommended with a 100 Ω termination resistor placed as close to the receiver as possible. It is recommended to keep the trace length no longer than 12 inches and to keep differential output traces close together and at equal lengths.

The format of the output data can be selected as offset binary. A quick example of the output coding format can be found in Table 6.

Table 6. Digital Output Coding

Code	(VIN+) - (VIN-) Input Span = 296 V p-p (V)	Digital Output Offset Binary (D11D0)
4095	0.147	1111 1111 1111
2048	0	1000 0000 0000
2047	-0.000072	0111 1111 1111
0	-0.148	0000 0000 0000

TIMING

Data from each ADC is serialized and provided on a separate channel. The data rate for each serial stream is equal to 12 bits times the sample clock rate, with a maximum of 780 MHz (12 bits \times 65 MSPS = 780 MHz). The lowest typical conversion rate is 10 MSPS.

Two output clocks are provided to assist in capturing data from the AD15452. The DCO is used to clock the output data and is equal to six times the sampling clock (CLK) rate. Data is clocked out of the AD15452 and can be captured on the rising and falling edges of the DCO that supports double-data rate (DDR) capturing. The frame clock out (FCO) is used to signal the start of a new output byte and is equal to the sampling clock rate. See the timing diagram shown in Figure 2 for more information.

DTP PIN

The digital test pattern (DTP) pin can be enabled for two different types of test patterns. When the DTP is tied to AVDD/3, all the ADC channel outputs shift out the 1000 0000 0000 pattern. When the DTP is tied to $2 \times \text{AVDD/3}$, all the ADC channel outputs shift out the 1010 1010 1010 pattern. The FCO and DCO outputs still work as usual while all channels shift out the test pattern. This pattern allows the user to perform timing alignment adjustments between the DCO and the output data. For normal operation, this pin should be grounded to AGND.

POWER-DOWN MODE

By asserting the PDWN pin high, the AD15452 is placed in power-down mode with a typical power dissipation of 360 mW. During power-down, the LVDS output drivers are placed in a high impedance state. To return the AD15452 to normal operating mode, reassert the PDWN pin low.

In power-down mode, low power dissipation is achieved by shutting down the reference, reference buffer, PLL, and biasing networks. The decoupling capacitors on REFT and REFB are discharged when entering standby mode and then must be recharged when returning to normal operation. As a result, the wake-up time is related to the time spent in the power-down mode and shorter cycles result in proportionally shorter wake-up times. With the recommended 0.1 μF and 10 μF decoupling capacitors on REFT and REFB, it takes approximately one second to fully discharge the reference buffer decoupling capacitors and 3 ms to restore full operation.

POWER SUPPLIES

The nominal setting for the AVDD, PLLVDD, and DRVDD supplies is 3.3 V. The AVDD and PLLVDD supplies (analog) should be kept separate from the DRVDD supply (digital). AVDD and PLLVDD can be tied together as long as clean supplies are used.


Power supply decoupling capacitors should be used to decouple the supplies at the board connections. Internal decoupling is present in the AD15452 and any external decoupling capacitors should be placed as close to the AD15452 supply pins as possible.

Both the analog and digital ground pins are used to dissipate power from the AD15452's package. These ground pins should be brought to a ground plane in order to maximize the thermal dissipation designed into the package.

Table 7. Digital Test Pattern Pin Settings

Selected DTP	DTP Voltage	Resulting D1+, D1-	Resulting FCO and DCO				
Normal Operation	AGND	Normal operation	Normal operation				
DTP1	AVDD/3	1000 0000 0000	Normal operation				
DTP2	2 × AVDD/3	1010 1010 1010	Normal operation				
Restricted	AVDD	NA	NA				

OUTLINE DIMENSIONS



COMPLIANT WITH JEDEC STANDARDS MO-192-ABC-1.

Figure 17. 81-Lead Chip Scale Package Ball Grid Array [CSP_BGA] (BC-81-1)

Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD15452BBC	−40°C to +85°C	81-Lead Chip Scale Package Ball Grid Array (CSPBGA)	BC-81-1
AD15452/PCB		Evaluation Board	

NOTES

