EXAMALOG
DEVICES

High Common-Mode Voltage, Programmable Gain Difference Amplifier

AD628

FEATURES

High common-mode input voltage range $±120$ V at V_s = $±15$ V **Gain range 0.1 to 100 Operating temperature range: −40°C to ±85°C Supply voltage range Dual supply: ±2.25 V to ±18 V Single supply: 4.5 V to 36 V Excellent ac and dc performance Offset temperature stability RTI: 10 μV/°C maximum Offset: ±1.5 V mV maximum CMRR RTI: 75 dB minimum, dc to 500 Hz, G = +1**

APPLICATIONS

High voltage current shunt sensing Programmable logic controllers Analog input front end signal conditioning +5 V, +10 V, ±5 V, ±10 V, and 4 to 20 mA Isolation Sensor signal conditioning Power supply monitoring Electrohydraulic control Motor control

GENERAL DESCRIPTION

The AD628 is a precision difference amplifier that combines excellent dc performance with high common-mode rejection over a wide range of frequencies. When used to scale high voltages, it allows simple conversion of standard control voltages or currents for use with single-supply ADCs. A wideband feedback loop minimizes distortion effects due to capacitor charging of Σ-Δ ADCs.

A reference pin (V_{REF}) provides a dc offset for converting bipolar to single-sided signals. The AD628 converts $+5$ V, $+10$ V, ± 5 V, ±10 V, and 4 to 20 mA input signals to a single-ended output within the input range of single-supply ADCs.

The AD628 has an input common-mode and differential-mode operating range of ± 120 V. The high common-mode input impedance makes the device well suited for high voltage measurements across a shunt resistor. The inverting input of the buffer amplifier is available for making a remote Kelvin connection.

A precision 10 k Ω resistor connected to an external pin is provided for either a low-pass filter or to attenuate large differential input signals. A single capacitor implements a lowpass filter. The AD628 operates from single and dual supplies and is available in an 8-lead SOIC_N or 8-lead MSOP package. It operates over the standard industrial temperature range of −40°C to +85°C.

Rev. F Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com ©2006 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

REVISION HISTORY

5/05-Rev. D to Rev. E

3/05-Rev. C to Rev. D

$4/04$ –Rev. B to Rev. C

Changes to Voltage Level Conversion Section 16

$6/03$ –Rev. A to Rev. B

11/02-Rev. 0: Initial Version

SPECIFICATIONS

 $T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, $R_L = 2$ k Ω , $R_{\text{EXT}} = 10$ k Ω , $R_{\text{EXT}} = \infty$, $V_{\text{REF}} = 0$, unless otherwise noted.

Table 1.

¹ To use a lower gain, see the Gain Adjustment section.
² The addition of the difference amplifier and output amplifier offset voltage does not exceed this specification.

³ Error due to common mode as seen at the output: $V_{OUT} = \frac{{(3,2,1)(3,0)}{75}}{75} \times [Output$ Amplifier Gain] 10 $\frac{(0.1)(V_{CM})}{75}$ 20 $V_{OUT} = [\frac{(0.1)(V_{CM})}{75}] \times [Output$ *Amplifier Gain*

⁴ Error due to common mode as seen at the output of A1: V_{OUT} $AI = [\frac{(S+1)(S+1)}{75}]$ $\frac{(0.1)(V_{CM})}{75}$ V_{OUT} $AI = [\frac{(0.1)(V_{CM})}{75}]$ *V*

$$
= 1 - \frac{1}{2}
$$

 $T_A = 25^{\circ}$ C, $V_S = 5$ V, $R_L = 2$ k Ω , $R_{\text{EXT}1} = 10$ k Ω , $R_{\text{EXT}2} = \infty$, $V_{\text{REF}} = 2.5$, unless otherwise noted.

Table 2.

¹ To use a lower gain, see the Gain Adjustment section.
² The addition of the difference amplifier and output amplifier offset voltage does not exceed this specification.

³ Error due to common mode as seen at the output: $V_{OUT} = \frac{|\cdots|}{75} \times \frac{|\cdots|}{75} \times \frac{|\cdots|}{25}$ 10 $\frac{(0.1)(V_{CM})}{75}$ 20 $V_{OUT} = [\frac{(0.1)(V_{CM})}{75}] \times [Output$ *Amplifier Gain* ⁴ Greater values of voltage are possible with greater or lesser values of V_{REF}.

⁵ Error due to common mode as seen at the output of A1: V_{OUT} $AI = [\frac{(S_{T} + S_{T})}{75}]$ $\frac{(0.1)(V_{CM})}{75}$ V_{OUT} $AI = \left[\frac{(0.1)(V_{CM})}{75}\right]$

10 20

ABSOLUTE MAXIMUM RATINGS

Table 3.

¹ When using ±12 V supplies or higher (see the Input Voltage Range section).

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL CHARACTERISTICS

Figure 3. Maximum Power Dissipation vs. Temperature

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

02992-C-003

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

02992-C-008

2992-C-008

40 140 8440 UNITS G = +0.1 35 120 30 100 25 % OF UNITS **% OF UNITS** PSRR (dB) **80 PSRR (dB) 20 –15V +15V 60** ∏下 **15 +2.5V** $\perp \!\!\!\perp$ **40 10 20 5** $_{0.1}^{0}$ ما ہ
1.6– 12992-C-005 02992-C-005 **–1.6 –1.2 –0.8 –0.4 0 0.4 0.8 1.2 1.6 2.0 0.1 1 10 100 1k 10k 100k 1M INPUT OFFSET VOLTAGE (mV) FREQUENCY (Hz)** Figure 5. Typical Distribution of Input Offset Voltage, Figure 8. PSRR vs. Frequency, Single and Dual Supplies $V_S = \pm 15$ V, SOIC_N Package **25 1000 8440 UNITS VOLTAGE NOISE DENSITY (nWAHz) VOLTAGE NOISE DENSITY (nV/√Hz) 20** % OF UNITS **15 % OF UNITS** Ш \blacksquare **10 5 100** $_{-74}^{0}$ 2992-C-006 02992-C-006 **1 10 100 1k 10k 100k –74 –78 –82 –86 –90 –94 –98 –102 –106 –110 FREQUENCY (Hz) CMRR (dB)** Figure 9. Voltage Noise Spectral Density, RTI, $V_S = \pm 15$ V Figure 6. Typical Distribution of Common-Mode Rejection, SOIC_N Package **1000 130** П Ш **120** Ш **VOLTAGE NOISE DENSITY (nV//Hz) VOLTAGE NOISE DENSITY (nV/√Hz)** Ш **110 100 VS = ±15V** l I I I **90**

TYPICAL PERFORMANCE CHARACTERISTICS

1 10 100 1k 10k 100k FREQUENCY (Hz)

Figure 10. Voltage Noise Spectral Density, RTI, $V_s = \pm 2.5$ V

02992-C-010

02992-C-009

02992-C-009

100

02992-C-007

2992-C-020 02992-C-020

Figure 20. Small Signal Pulse Response, $R_{L} = 2 k\Omega$, C_L = 0 pF, Top: Input, Bottom: Output

02992-C-021 02992-C-021

02992-C-021

Figure 21. Small Signal Pulse Response, $R_L = 2 k\Omega$, $C_L = 1000 pF$, Top: Input, Bottom: Output

2992-C-023

02992-C-024 02992-C-024

Figure 23. Settling Time to 0.01%, 0 V to 10 V Step

Rev. F | Page 12 of 20 **COM.CA**

TEST CIRCUITS

THEORY OF OPERATION

The AD628 is a high common-mode voltage difference amplifier, combined with a user-configurable output amplifier (see Figure 28 and Figure 29). Differential mode voltages in excess of 120 V are accurately scaled by a precision 11:1 voltage divider at the input. A reference voltage input is available to the user at Pin 3 (V_{REF}). The output common-mode voltage of the difference amplifier is the same as the voltage applied to the reference pin. If the uncommitted amplifier is configured for gain, connect Pin 3 to one end of the external gain resistor to establish the output common-mode voltage at Pin 5 (OUT).

The output of the difference amplifier is internally connected to a 10 kΩ resistor trimmed to better than $±0.1%$ absolute accuracy. The resistor is connected to the noninverting input of the output amplifier and is accessible at Pin 4 (C_{FILT}). A capacitor can be connected to implement a low-pass filter, a resistor can be connected to further reduce the output voltage, or a clamp circuit can be connected to limit the output swing.

The uncommitted amplifier is a high open-loop gain, low offset, low drift op amp, with its noninverting input connected to the internal 10 kΩ resistor. Both inputs are accessible to the user.

Careful layout design has resulted in exceptional commonmode rejection at higher frequencies. The inputs are connected to Pin 1 (+IN) and Pin 8 (−IN), which are adjacent to the power pins, Pin 2 ($-V_S$) and Pin 7 ($+V_S$). Because the power pins are at ac ground, input impedance balance and, therefore, commonmode rejection are preserved at higher frequencies.

02992-C-028

APPLICATIONS **GAIN ADJUSTMENT**

The AD628 system gain is provided by an architecture consisting of two amplifiers. The gain of the input stage is fixed at 0.1; the output buffer is user-adjustable as $G_{A2} = 1 + R_{EXT}/R_{EXT2}$. The system gain is then

$$
G_{TOTAL} = 0.1 \times \left(1 + \frac{R_{EXT}}{R_{EXT2}}\right) \tag{1}
$$

At a 2 nA maximum, the input bias current of the buffer amplifier is very low and any offset voltage induced at the buffer amplifier by its bias current may be neglected (2 nA \times 10 kΩ = 20 µV). However, to absolutely minimize bias current effects, select $R_{\text{EXT}1}$ and $R_{\text{EXT}2}$ so that their parallel combination is 10 kΩ. If practical resistor values force the parallel combination of REXT1 and REXT2 below 10 k Ω , add a series resistor (REXT3) to make up for the difference. Table 5 lists several values of gain and corresponding resistor values.

Table 5. Nearest Standard 1% Resistor Values for Various Gains¹

Total Gain (V/V)	A ₂ Gain (V/V)	REXT ₁ (Ω)	R_{EXT2} (Ω)	R _{EXT3} (Ω)
0.1		10k	∞	$\overline{0}$
0.2	2	20k	20k	Ω
0.25	2.5	25.9k	18.7k	Ω
0.5	5	49.9 k	12.4k	0
1	10	100 k	11k	0
$\overline{2}$	20	200k	10.5 _k	0
5	50	499 k	10.2 _k	0
10	100	1 M	10.2 _k	0

1 See Figure 29.

To set the system gain to less than 0.1, create an attenuator by placing Resistor REXT4 from Pin 4 (CFILT) to the reference voltage. A divider is formed by the 10 k Ω resistor that is in series with the positive input of A2 and Resistor REXT4. A2 is configured for unity gain.

Using a divider and setting A2 to unity gain yields

$$
G_{W/DIVIDER} = 0.1 \times \left(\frac{R_{EXT4}}{10 \text{ k}\Omega + R_{EXT4}}\right) \times 1
$$

INPUT VOLTAGE RANGE

VREF and the supply voltage determine the common-mode input voltage range. The relation is expressed by

$$
V_{CM_{UPPER}} \le 11(V_{S+} - 1.2 \text{ V}) - 10 V_{REF}
$$

\n
$$
V_{CM_{LOWER}} \ge 11(V_{S-} + 1.2 \text{ V}) - 10 V_{REF}
$$
 (2)

where V_{S+} is the positive supply, V_{S−} is the negative supply, and 1.2 V is the headroom needed for suitable performance. Equation 2 provides a general formula for calculating the common-mode input voltage range. However, keep the AD628 within the maximum limits listed in Table 1 to maintain optimal performance. This is illustrated in Figure 30 where the maximum common-mode input voltage is limited to ±120 V. Figure 31 shows the common-mode input voltage bounds for single-supply voltages.

Figure 30. Input Common-Mode Voltage vs. Supply Voltage for Dual Supplies

The differential input voltage range is constrained to the linear operation of the internal amplifiers A1 and A2. The voltage applied to the inputs of A1 and A2 should be between V_{S-} + 1.2 V and V_{S+} – 1.2 V. Similarly, the outputs of A1 and A2 should be kept between V_{S-} + 0.9 V and V_{S+} – 0.9 V.

VOLTAGE LEVEL CONVERSION

Industrial signal conditioning and control applications typically require connections between remote sensors or amplifiers and centrally located control modules. Signal conditioners provide output voltages of up to ±10 V full scale. However, ADCs or microprocessors operating on single 3.3 V to 5 V logic supplies are now the norm. Thus, the controller voltages require further reduction in amplitude and reference.

Furthermore, voltage potentials between locations are seldom compatible, and power line peaks and surges can generate destructive energy between utility grids. The AD628 offers an ideal solution to both problems. It attenuates otherwise destructive signal voltage peaks and surges by a factor of 10 and shifts the differential input signal to the desired output voltage.

Conversion from voltage-driven or current-loop systems is easily accomplished using the circuit shown in Figure 32. This shows a circuit for converting inputs of various polarities and amplitudes to the input of a single-supply ADC.

To adjust common-mode output voltage, connect Pin 3 (VREF) and the lower end of the 10 k Ω resistor to the desired voltage. The output common-mode voltage is the same as the reference voltage.

Designing such an application can be done in a few simple steps, including the following:

- Determine the required gain. For example, if the input voltage must be transformed from ± 10 V to 0 V to $+5$ V, the gain is $+5/+20$ or $+0.25$.
- Determine if the circuit common-mode voltage should be changed. An AD7940 ADC is illustrated for this example. When operating from a 5 V supply, the common-mode voltage of the AD7940 is half the supply, or 2.5 V. If the AD628 reference pin and the lower terminal of the 10 kΩ resistor are connected to a 2.5 V voltage source, the output common-mode voltage is 2.5 V.

Table 6 shows resistor and reference values for commonly used single-supply converter voltages. $R_{\text{EXT}3}$ is included as an option to balance the source impedance into A2. This is described in more detail in the Gain Adjustment section.

CURRENT LOOP RECEIVER

Analog data transmitted on a 4 to 20 mA current loop can be detected with the receiver shown in Figure 33. The AD628 is an ideal choice for such a function because the current loop is driven with a compliance voltage sufficient to stabilize the loop, and the resultant common-mode voltage often exceeds commonly used supply voltages. Note that with large shunt values, a resistance of equal value must be inserted in series with the inverting input to compensate for an error at the noninverting input.

MONITORING BATTERY VOLTAGES

Figure 34 illustrates how the AD628 is used to monitor a battery charger. Voltages approximately eight times the power supply voltage can be applied to the input with no damage. The resistor divider action is well-suited for the measurement of many power supply applications, such as those found in battery chargers or similar equipment.

FILTER CAPACITOR VALUES

Connect a capacitor to Pin 4 (C_{FILT}) to implement a low-pass filter. The capacitor value is

 $C = 15.9/f_t(\mu F)$

where f_t is the desired 3 dB filter frequency.

Table 7 shows several frequencies and their closest standard capacitor values.

KELVIN CONNECTION

In certain applications, it may be desirable to connect the inverting input of an amplifier to a remote reference point. This eliminates errors resulting in circuit losses in interconnecting wiring. The AD628 is particularly suited for this type of connection. In Figure 35, a 10 kΩ resistor added in the feedback matches the source impedance of A2. This is described in more detail in the Gain Adjustment section.

Figure 35. Kelvin Connection

OUTLINE DIMENSIONS

COMPLIANT TO JEDEC STANDARDS MO-187-AA Figure 36. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. COMPLIANT TO JEDEC STANDARDS MS-012-AA

Figure 37. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8) Dimensions shown in millimeters and (inches)

ORDERING GUIDE

 $1 Z = Pb$ -free part.

NOTES

www.analog.com

©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C02992-0-3/06(F)

Rev. F | Page 20 of 20