ADC-ET Series Monolithic A/D Converters with Three-State Outputs

FEATURES


- Monolithic CMOS
- Three-state outputs
- 12-Bit accuracy
- No missing codes
 Low cost
- Microprocessor-compatible

GENERAL DESCRIPTION

The ADC-ET series devices are low cost integrating A/D converters optimized for high accuracy, linearity and noise immunity. They operate at low power consumption, with sufficient speed to handle most industrial and instrumentation requirements. Discretely controllable three state outputs allow bus organized output connections making these units ideal for microprocessor interfacing.

Fabricated with monolithic CMOS techniques, each device is housed in a single 24 pin dual in-line package. The converter consists of an integrating operational amplifier, comparator, current switch, internal clock, two counters, latching output buffers and control logic circuitry. Operation of the circuit requires only a few external passive components and connection to external reference and power supplies. Conversion is accomplished by an incremental charge balancing technique which assures high linearity and noise immunity, along with inherent monotonicity resulting in no missing codes. At the completion of a conversion, the binary coded result ap-pears in parallel form on discretely con-trolled latched outputs which are CMOS, low power TTL, or low power Schottky TTL compatible. The controllable outputs may be switched to a high impedance or off state by holding the ENABLE high.

Conversion times are 1.8, 6, and 24 milliseconds for the 8-, 10- and 12-bit units respectively. Other typical specifications include linearity to ¼ LSB and a gain tempco of 25 ppm/°C. The analog input voltage range is programmable by means of an external resistor which sets the current into the integrator at 10 µA full scale. Standard operating mode is unipolar but bipolar operation can be implemented by using an external operational amplifier to provide an offset current from the reference. Power requirement is ±5V dc at 2 mA which, for intermittent duty applications, may be reduced to only 200 µA during standby periods without affecting data in the output latches.



ABSOLL	ITE MAXIMU	IM RATINGS		নির্ _{লেশে} পদিং পর্ম ার
Im			D ALA	
IREF		±1	0 mA	
V _{DD} -V _{SS}		18V	,	0.01
Package	Dissipation	500	mW	

ANALOG INPUTS	
Type Analog InputInput Current RangeReference Current	0 to + 10 μA
DIGITAL INPUTS	•
Logical "1" V _{IM} Logical "0" V _{IM} Start Celivert Pulse Width ENABLE Propagation Delay	. 1.5V maximum 500 nanoseconds minimum
OUTPUTS	
Output Off State Current Logic "1" Output Voltage	0.1 µA typical, ± 10 µA maximum +4.5V minimum at -10 µA +2.4V minimum at -360 µA ⁴ +0.4V maximum at 360 µA ⁴
Logic "0" Output Voltage Data Valid Output	+0.4V maximum at 360 µÅ4 High for Data Valid, Low When Loading
Busy Output	High During Conversion
PERFORMANCE	
Resolution	Straight Binary
	1.8 milliseconds maximum
10 Bits	24 milliseconds maximum +1/4 LSB typical
Differential Nonlinearity	± ½ LSB maximum¹
Iniuai Gain Error. IAGI. 10 Zeroi	$ \pm 25$ ppm/°C typical, ± 75 ppm/°C
Initial Zero Error (Adj. to Zero) Zero Drift Tempco Power Supply Sensitivity	+50 µV/°C maximum²
POWER REQUIREMENTS	
Voltage, Rated Performance Voltage Range, Operating Supply Quiescent Current C Suffix	±3.5V dc to ±7V dc
R Suffix	± 2.5 mA maximum ± 3.5 mA maximum

PHYSICAL/ENVIRONMENTAL

Operating	Temperature	Range	
C Suffix		0°C to +70°C	
R Suffix		– 25°C to +85°C	
M Suffix		55°C to + 125°C)
Package			
C Suffix			
RAMS	uffix	24 Pin Ceramic DII	Ρ

FOOTNOTES:

- earity for model ADC-ET12BC only is typically $\pm \frac{1}{4}$ LSB, $\pm \frac{1}{2}$ LSB
- maximum.

 2. For M suffix units only gain tempco is typically 40 ppm/°C, 80 ppm/°C maximum and zero drift tempco is ±80 μV/°C.

 3. Vpo ±1V, Vss ±1V.

 4. M suffix logic outputs can sink and source 500 μA.

TECHNICAL NOTES

- 1. The ADC-ET series are CMOS devices and must be properly handled to prevent damage due to static discharge. Proper anti-static precautions should be taken, including storage and transport in anti-static containers or conductive foam, and grounding of work stations, handling equipment and personnel. Do not connect in circuits under "power on" conditions. The input voltage should be applied after power is on. Do not open the circuitry for the zero adjust, reference or start convert pins while the power is on. It should be noted that the top and bottom of the ceramic package are connected to the positive supply.
- 2. Nominal values of input, reference and offset resistors are given in the resistor table. Due to the possible ±5% tolerance of the external reference and the +5%, -3% tolerance of the converter scale factor, the actual resistor value ance of the converter scale factor, the actual resistor value can vary by almost \pm 10%. R_G and R_T in the diagrams are for trimming gain and bipotar offset during calibration. It is recommended that R_T be 1% of $R_{\rm OFF}$ (nominal). They should both be 100 ppm/°C cermet trimming, pots. The recommended procedure for selecting $R_{\rm IN}$ and $R_{\rm OFF}$ is set to R_G and R_T to the center of their ranges and choose a 1% metal film resistor which gives the closest fit at the full scale point 1111....111 for RIN and one that gives the closest fit to the zero scale point 0000 . . . 000 for R_T .
- 3. The temperature stability of the ADC-ET converters depends directly on the converter itself, $R_{\rm IN},\,R_{\rm REF},\,R_{\rm OFF}$ and $V_{\rm REF}.$ Since the converter is typically $\pm\,25$ ppm/°C. It is recommended that a 10 ppm/°C reference be used along with 10 ppm/PC metal film resistors for RIN, RREF and ROFF for best performance over temperature.
- 4. Passive components used with the converter may have tolerances as indicated here: C_c is a $\pm 20\%$ ceramic capacitor; C_{INT} is a \pm 10% glass or ceramic capacitor; R_{c1} , R_{BIAS} and the two zero adjust resistors are ±10% carbon composition type.
- 5. It is recommended that two 0.1 μF bypass capacitors be used at the power supply pins as shown in the connection diagram. C_{INT} should be connected as close as possible to pins 14 and 15 and as far as possible from any noisy lines.
- 6. Logic signals should not be routed under these devices or near the input, reference or zero adjust pins.
- 7. All digital outputs will drive two low power TTL loads or one low power Schottky TTL load. The outputs should not be overloaded as this will affect the performance of the converter.

TECHNICAL NOTES (Cont'd)

It should be noted that there is a propagation delay of approximately 500 nanoseconds between the time ENABLE changes state and the time that the outputs change state.

-11 3 100

- Two's complement coding can be implemented by inverting the MSB signal.
- 10. I_{IN} and I_{REF}, pins 14 and 13 respectively, connect to the summing junction of an operational amplifier which requires a current input. Voltage sources cannot be attached directly to them, but must be buffered by external resistors. Refer to Test Circuit Diagrams. Analog input can be any positive voltage when applied through the proper scaling resistor.
- 11. Conversion accuracy is directly dependent on V_{REF} . In order to avoid degrading accuracy, V_{REF} voltage regulation must be $\pm 0.04\%$ for 8-bit models, $\pm 0.01\%$ for 10-bit models and $\pm 0.0025\%$ for 12-bit models.

DESCRIPTION OF OPERATION

When the START CONVERT input is strobed with a positive pulse of at least 500 nanoseconds duration, the busy line latches high and a start up cycle of approximately 10 microseconds begins, during which the integrating capacitor is discharged and both counters are reset. Conversion begins at the end of an internal reset pulse.

During conversion, the sum of a continuous current, $I_{\rm IN}$ and pulses of an inversely signed reference current $I_{\rm REF}$, is integrated. $I_{\rm IN}$ is proportional to the analog input voltage and $I_{\rm REF}$ is proportional to the reference voltage. A pulse of $I_{\rm REF}$ is applied as required to maintain the summing input of the integrating operational amplifier near zero. The total number of pulses of $I_{\rm REF}$ required to maintain the summing input near zero is counted and the binary coded result is latched into the outputs at the end of conversion.

The end of conversion is signaled by a pulse generated by the clock counter or by the data counter when an overflow condition occurs; this pulse disables further inputs into both counters and begins a 10 microseconds shutdown cycle. During the shutdown cycle, Data Valid goes low for 5 microseconds, while the result of the latest conversion is being transferred to the outputs. Until transfer is complete, the data at the outputs is not valid. At the end of the shutdown cycle, Data Valid goes high indicating that the outputs are latched with the result of the last conversion, and the Busy Output goes low indicating the completion of the conversion cycle and the availability of the converter for the next conversion.

When the converter is employed in a free-running mode, the START CONVERT input is held high (simply connect pin 21 to pin 19), the Busy Output will go low for aproximately 2.5 microseconds to mark the completion and initiation of consecutive conversion cycles. It should be noted that once conversion is initiated, the cycle cannot be interrupted; the START CONVERT pin is disabled when the Busy Output is high, and thus its logic state has no effect until completion of the conversion cycle. After the completion of a conversion, the output data remains valid for as long as power is applied to the circuit, or until Data Valid goes low at the end of a conversion.

TIMING DIAGRAMS

CLOCKED OPERATION



FREE RUNNING OPERATION



CODING TABLES

STRAIGHT BINAR

	8 BIT		10 BIT		12 BIT	
SCALE	0 TO + 10V	CODE	0 TO + 10V	CODE	0 TO + 10V	CODE
FS-1 LSB	+9.96V	1111 1111	+9.990V	11 1111 1111	+9.9976V	1111 1111 1111
1/2 FS	+5.00	1000 0000	+ 5.000	10 0000 0000	+5.0000	1000 0000 0000
1L\$B	+0.04	0000 0001	+ 0.010	00 0000 0001	+0.0024	0000 0000 0001
0	0.00	0000 0000	0.000	00 0000 0000	0.0000	0000 0000 0000

OFFSET BINAR

	8 BIT		10 BIT		12 B/T	
SCALE	±5V	CODE	±5V	CODE	±5V	CODE
+FS-1 LSB	+ 4.96V	1111 1111	+ 4.990V	11 1111 1111	+ 4.9976V	1111 1111 111
0	0.00	1000 0000	0.000	10 0000 0000	0.0000	1000 0000 0000
- FS + 1 LSB	-4.96	0000 0001	~ 4.990	00 0000 0001	- 4.9976	0000 0000 000
-FS	- 5.00	0000 0000	- 5.000	00 0000 0000	-5.0000	0000 0000 0000

RESISTOR TABLES

UNIPOLAR RANGE	BIPOLAR RANGE	R _{IN} (NOMINAL)
0 TO +2V	± 1V	200K
0 TO +5V	± 2.5V	500K
0 TO +10V	± 5V	1 MEG
0 TO +20V	± 10V	2 MEG


V _{REF}	R _{REF} (NOMINAL)	R _{OFF} (NOMINAL)
- 1.22V	61K	244K
– 2.5V	125K	500K
-6.4V	320K	1.28 MEG.


CONNECTIONS AND CALIBRATION

CONNECTION FOR UNIPOLAR OPERATION


Contract Strategic

MING POTS ARE 100 ppm/PC CERMET







CONNECTION FOR BIPOLAR OPERATION



REDUCTION OF STAND-BY POWER




REFERENCE CIRCUITS




CALIBRATION PROCEDURE

- 1. Connect the converter as shown in the connection diagrams for either unipolar or bipolar operation. Determine the input voltage range and select the required input resistors. Apply a logic high to the start convert input (pin 21) to give freerunning operation.
- 2. Zero and Offset Adjustments. Apply a precision voltage reference source from the analog input resistor to ground. Adjust the reference source to zero + ½ LSB for unipolar operation or -FS + ½ LSB for bipolar operation. Adjust the zero or offset potentiometer so that the output code flickers between 000 000 and 000 001.
- 3. Gein Adjustment. Set the output of the reference source to +FS-1½ LSB and adjust the gain trimming potentiometer so that the output code just flickers between 111....110


LOW COST MICROPROCESSOR A/D, D/A INTERFACE



TYPICAL PERFORMANCE CURVES OCCUMENTATION TORE OCCUMENTATION OCCUMENTATION



TYPICAL PERFORMANCE CURVES



ORDERING INFORMATION				
MODEL.	OPERATING TEMP. RANGE	PACKAGE		
ADC-ET8BC	0°C to +70°C	Plastic		
ADC-ET8BM	-55°C to +125°C	Cerdip		
ADC-ET10BC	0°C to +70°C	Plastic		
ADC-ET10BM	-55°C to +125°C	Cerdip		
ADC-ET128C	0°C to +70°C	Plastic		
ADC-ET128R	-25°C to +85°C	Ceramic		
ADC-ET128M	-55°C to +125°C	Ceramic		