AM26LS32AC, AM26LS32AI, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS


SLLS115D - OCTOBER 1980 - REVISED MARCH 200

- AM26LS32A Devices Meet or Exceed the Requirements of ANSI TIA/EIA-422-B, TIA/EIA-423-B, and ITU Recommendations V.10 and V.11
- AM26LS32A Devices Have ±7-V Common-Mode Range With ±200-mV Sensitivity
- AM26LS33A Devices Have ±15-V Common-Mode Range With ±500-mV Sensitivity
- Input Hysteresis . . . 50 mV Typical
- **Operate From a Single 5-V Supply**
- **Low-Power Schottky Circuitry**
- 3-State Outputs
- **Complementary Output-Enable Inputs**
- Input Impedance . . . 12 k Ω Min
- **Designed to Be Interchangeable With** Advanced Micro Devices AM26LS32™ and AM26LS33™


description

The AM26LS32A and AM26LS33A devices are quadruple differential line receivers for balanced and unbalanced digital data transmission. The enable function is common to all four receivers and offers a choice of active-high or active-low input. The 3-state outputs permit connection directly to a bus-organized system. Fail-safe design ensures that, if the inputs are open, the outputs always are high.

AM26LS32AC . . . D, N, OR NS PACKAGE AM26LS32AI, AM26LS33AC . . . D OR N PACKAGE AM26LS32AM, AM26LS33AM . . . J PACKAGE (TOP VIEW)



AM26LS32AM, AM26LS33AM . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

Compared to the AM26LS32 and the AM26LS33, the AM26LS32A and AM26LS33A incorporate an additional stage of amplification to improve sensitivity. The input impedance has been increased, resulting in less loading of the bus line. The additional stage has increased propagation delay; however, this does not affect interchangeability in most applications.

The AM26LS32AC and AM26LS33AC are characterized for operation from 0°C to 70°C. The AM26LS32AI is characterized for operation from -40°C to 85°C. The AM26LS32AM and AM26LS33AM are characterized for operation over the full military temperature range of -55°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

AM26LS32 and AM26LS33 are trademarks of Advanced Micro Devices, Inc.




AM26LS32AC, AM26LS32AI, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS SLLS115D - OCTOBER 1980 - REVISED MARCH 2002

FUNCTION TABLE (each receiver)

DIFFERENTIAL	ENA	BLES	OUTPUT
A – B	G	G	Y
\\ \\	Н	Х	Н
V _{ID} ≥ V _{IT+}	Χ	L	Н
\/ <\/	Н	Х	?
$V_{IT-} \le V_{ID} \le V_{IT+}$	Χ	L	?
V < V	Н	Х	L
VID ≤ VIT-	Χ	L	L
X	L	Н	Z
Open	Н	Χ	Н
Open	Χ	L	Н

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)


logic diagram (positive logic)





SLLS115D - OCTOBER 1980 - REVISED MARCH 2002

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)		7 V
Input voltage, V _I : Any differential input .		±25 V
Other inputs		7 V
Differential input voltage, VID (see Note 2	2)	±25 V
Continuous total power dissipation		See Dissipation Rating Table
Package thermal impedance, θ _{JA} (see N	lote 3): D package	73°C/W
	N package	67°C/W
	NS package	64°C/W
Case temperature for 60 seconds, T _C : F	K package	260°C
Lead temperature 1,6 mm (1/16 inch) fro		
Lead temperature 1,6 mm (1/16 inch) fro	m case for 60 seconds: J package	300°C
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.
 - 2. Differential voltage values are at the noninverting (A) input terminals with respect to the inverting (B) input terminals.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	275 mW



AM26LS32AC, AM26LS32AI, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS115D - OCTOBER 1980 - REVISED MARCH 2002

recommended operating conditions

			MIN	NOM	MAX	UNIT
V Ownstand		AM26LS32AC, AM26LS32AI, AM26LS33AC		5	5.25	V
Vcc	Supply voltage	AM26LS32AM, AM26LS33AM	4.5	5	5.5	V
VIH	High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
V:0	Common made input valtage	AM26LS32A			±7	V
VIC	Common-mode input voltage	AM26LS33A			±15	V
ІОН	High-level output current				-440	μΑ
loL	Low-level output current				8	mA
		AM26LS32AC, AM26LS33AC	0		70	
TA	Operating free-air temperature	AM26LS32AI	-40		85	°C
		AM26LS32AM, AM26LS33AM	-55		125	

electrical characteristics over recommended ranges of V_{CC} , V_{IC} , and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST COM	IDITIONS	MIN	TYP†	MAX	UNIT
V _{IT+}	Positive-going input threshhold voltage	$V_O = V_{OH}$ min, $I_{OH} = -440 \mu A$	AM26LS32A AM26LS33A			0.2 0.5	٧
V _{IT} _	Negative-going input threshhold voltage	V _O = 0.45 V, I _{OL} = 8 mA	AM26LS32A AM26L S 33A	-0.2 [‡] -0.5 [‡]			V
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT} –)				50		mV
VIK	Enable-input clamp voltage	V _C C = MIN,	I _I = -18 mA			-1.5	V
V	High level output voltage VCC =MIN, VID = 1 V,		AM26LS32AC AM26LS33AC	2.7			V
VOH High-level output voltage	$V_{I(G)} = 0.8 \text{ V}, I_{OH} = -440 \mu\text{A}$	AM26LS32AM, AM26LS32AI, AM26LS33AM	2.5			V	
\/a:	Low-level output voltage	$V_{CC} = MIN, V_{ID} = -1 V,$	I _{OL} = 4 mA			0.4	V
VOL	Low-level output voltage	V _{I(G)} = 0.8 V	I _{OL} = 8 mA			0.45	V
	Off-state		V _O = 2.4 V			20	
loz	(high-impedance state) output current	VCC = MAX	V _O = 0.4 V			-20	μΑ
1.	Line input current	$V_{I} = 15 \text{ V}$, Other input at -10 V to 15 V				1.2	mA
ΙΙ	Line input current	V _I = −15 V,	Other input at -15 V to 10 V			-1.7	ША
I _{I(EN)}	Enable input current	V _I = 5.5 V				100	μΑ
lн	High-level enable current	V _I = 2.7 V				20	μΑ
Iμ	Low-level enable current	V _I = 0.4 V				-0.36	mA
rį	Input resistance	$V_{IC} = -15 \text{ V to } 15 \text{ V},$	One input to ac ground	12	15		kΩ
los	Short-circuit output current§	V _{CC} = MAX		-15		-85	mA
Icc	Supply current	$V_{CC} = MAX,$	All outputs disabled		52	70	mA



[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, and $V_{IC} = 0$. ‡ The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels


[§] Not more than one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second.

SLLS115D - OCTOBER 1980 - REVISED MARCH 2002

switching characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	MIN	TYP	MAX	UNIT	
tPLH	Propagation delay time, low-to-high-level output	C _I = 15 pF,	See Figure 1		20	35	20
tPHL	Propagation delay time, high-to-low-level output	C _L = 15 pr,	See Figure 1		22	35	ns
tPZH	Output enable time to high level	C: - 15 pE	See Figure 1		17	22	20
tPZL	Output enable time to low level	C _L = 15 pF,	See Figure 1		20	25	ns
tPHZ	Output disable time from high level	$C_1 = 5 pF$	See Figure 1		21	30	ns
tPLZ	Output disable time from low level	OL = 5 pr,	See Figure 1		30	40	115

PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.

- B. All diodes are 1N3064 or equivalent.
- C. Enable G is tested with \overline{G} high; \overline{G} is tested with G low.

Figure 1





TYPICAL CHARACTERISTICS




 † V_{CC} = 5.5 V and V_{CC} = 4.5 V applies to M-suffix devices only.

Figure 2











TYPICAL CHARACTERISTICS



SLLS115D - OCTOBER 1980 - REVISED MARCH 2002

TYPICAL CHARACTERISTICS









Figure 12


AM26LS32AC, AM26LS32AI, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS115D - OCTOBER 1980 - REVISED MARCH 2002

APPLICATION INFORMATION



†R_T equals the characteristic impedance of the line.







19-Oct-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽
5962-7802003M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-7802003MEA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
5962-7802003MFA	ACTIVE	CFP	W	16	1	TBD	A42 SNPB	N / A for Pkg Type
5962-7802004M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-7802004MEA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
5962-7802004MFA	ACTIVE	CFP	W	16	1	TBD	A42 SNPB	N / A for Pkg Type
AM26LS32ACD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
AM26LS32ACDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
AM26LS32ACDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
AM26LS32ACDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
AM26LS32ACN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
AM26LS32ACNE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
AM26LS32ACNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
AM26LS32ACNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
AM26LS32AID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
AM26LS32AIDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLII
AM26LS32AIDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
AM26LS32AIDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
AM26LS32AIN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
AM26LS32AINE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
AM26LS32AMFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
AM26LS32AMJ	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
AM26LS32AMJB	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
AM26LS32AMWB	ACTIVE	CFP	W	16	1	TBD	A42 SNPB	N / A for Pkg Type
AM26LS33ACD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
AM26LS33ACDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
AM26LS33ACDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
AM26LS33ACDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
AM26LS33ACDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI



PACKAGE OPTION ADDENDUM

19-Oct-2006

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
AM26LS33ACDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26LS33ACN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
AM26LS33ACNE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
AM26LS33AMFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
AM26LS33AMJ	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
AM26LS33AMJB	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
AM26LS33AMWB	ACTIVE	CFP	W	16	1	TBD	A42 SNPB	N / A for Pkg Type

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- $E. \quad \text{Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.} \\$

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in inches (millimeters).
- A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

 E. Reference JEDEC MS-012 variation AC.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated