# Am186<sup>™</sup>ES/ESLV and Am188<sup>™</sup> ES/ESLV

# High Performance, 80C186-/80C188-Compatible and 80L186-/80L188-Compatible, 16-Bit Embedded Microcontrollers

## DISTINCTIVE CHARACTERISTICS

- E86<sup>™</sup> family 80C186-/188- and 80L186-/188compatible microcontrollers with enhanced bus interface
  - Lower system cost with higher performance
  - 3.3-V ±0.3-V operation (Am186ESLV and Am188ESLV microcontrollers)
- High performance
  - 20-, 25-, 33-, and 40-MHz operating frequencies
  - Supports zero-wait-state operation at 25 MHz with 100-ns static memory (Am186ESLV and Am188ESLV microcontrollers) and 40 MHz with 70-ns static memory (Am186ES and Am188ES microcontrollers)
  - 1-Mbyte memory address space
  - 64-Kbyte I/O space
- Enhanced features provide improved memory access and remove the requirement for a 2x clock input
  - Nonmultiplexed address bus
  - Processor operates at the clock input frequency
  - On the Am186ES/ESLV microcontroller, 8-bit or 16-bit memory and I/O static bus option
- Enhanced integrated peripherals provide increased functionality, while reducing system cost
  - Thirty-two programmable I/O (PIO) pins
  - Two full-featured asynchronous serial ports allow full-duplex, 7-bit, 8-bit, or 9-bit data transfers
  - Serial port hardware handshaking with CTS, RTS, ENRX, and RTR selectable for each port

## **GENERAL DESCRIPTION**

The Am186<sup>™</sup>ES/ESLV and Am188<sup>™</sup>ES/ESLV microcontrollers are an ideal upgrade for 80C186/188 and 80L186/188 microcontroller designs requiring 80C186/188 and 80L186/188 compatibility, increased performance, serial communications, and a direct bus interface.

The Am186ES/ESLV and Am188ES/ESLV microcontrollers are part of the AMD E86 family of embedded microcontrollers and microprocessors based on the x86 architecture. The E86 family includes the 16- and 32-bit microcontrollers and microprocessors described on page 8.


- Multidrop 9-bit serial port protocol
- Independent serial port baud rate generators
- DMA to and from the serial ports
- Watchdog timer can generate NMI or reset
- A pulse-width demodulation option
- A data strobe, true asynchronous bus interface option included for DEN
- Pseudo static RAM (PSRAM) controller includes auto refresh capability
- Reset configuration register
- Familiar 80C186/80L186 peripherals
  - Two independent DMA channels
  - Programmable interrupt controller with up to eight external and eight internal interrupts
  - Three programmable 16-bit timers
  - Programmable memory and peripheral chip-select logic
  - Programmable wait state generator
  - Power-save clock divider
- Software-compatible with the 80C186/80L186 and 80C188/80L188 microcontrollers with widely available native development tools, applications, and system software
- A compatible evolution of the Am186<sup>™</sup>EM and Am188<sup>™</sup>EM microcontrollers
- Available in the following packages:
  - 100-pin, thin quad flat pack (TQFP)
  - 100-pin, plastic quad flat pack (PQFP)

The Am186ES/ESLV and Am188ES/ESLV microcontrollers have been designed to meet the most common requirements of embedded products developed for the office automation, mass storage, and communications markets. Specific applications include disk drives, hand-held and desktop terminals, set-top controllers, fax machines, printers, photocopiers, feature phones, cellular phones, PBXs, multiplexers, modems, and industrial controls.

This document contains information on a product under development at Advanced Micro Devices. The information is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.

# 

## Am186ES MICROCONTROLLER BLOCK DIAGRAM




#### Notes:

\*All PIO signals are shared with other physical pins. See the pin descriptions beginning on page 27 and Table 2 on page 34 for information on shared functions.

\*\* PWD, INT5, INT6, RTS1/RTR1, and CTS1/ENRX1 are multiplexed with INT2/INTA0, DRQ0, DRQ1, PCS3, and PCS2 respectively. See the pin descriptions beginning on page 27.

### Am188ES MICROCONTROLLER BLOCK DIAGRAM



#### Notes:


\*All PIO signals are shared with other physical pins. See the pin descriptions beginning on page 27 and Table 2 on page 34 for information on shared functions.

\*\* PWD, INT5, INT6, RTS1/RTR1, and CTS1/ENRX1 are multiplexed with INT2/INTA0, DRQ0, DRQ1, PCS3, and PCS2 respectively. See the pin descriptions beginning on page 27.

# **ORDERING INFORMATION**

#### **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (valid combination) is formed by a combination of the elements below.



_	Am186ES	High-Performance, 80C186-Compatible,
	16-Bit Emb	edded Microcontroller

Am188ES High-Performance, 80C188-Compatible, 16-Bit Embedded Microcontroller

Am186ESLV High-Performance, 80L186-Compatible, Low-Voltage, 16-Bit Embedded Microcontroller

Am188ESLV High-Performance, 80L188-Compatible, Low-Voltage, 16-Bit Embedded Microcontroller

#### **Valid Combinations**

Valid combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

**Note:** The industrial version of the Am186ES and Am188ES microcontrollers, as well as the Am186ESLV and Am188ESLV, are available in 20 and 25 MHz operating frequencies only.

The Am186ES, Am188ES, Am186ESLV, and Am188ESLV microcontrollers are all functionally the same except for their DC characteristics and available frequencies.

Valid Combinations								
Am186ES-20 Am186ES-25 Am186ES-33 Am186ES-40	VC\W or KC\W							
Am188ES-20 Am188ES-25 Am188ES-33 Am188ES-40	VC\W or KC\W							
Am186ES-20 Am186ES-25	KI\W							
Am188ES-20 Am188ES-25	KI\W							
Am186ESLV-20 Am186ESLV-25	VC\W or KC\W							
Am188ESLV-20 Am188ESLV-25	VC\W or KC\W							

250

# TABLE OF CONTENTS

Distinctive Characteristics	
General Description	
Am186ES Microcontroller Block Diagram	
Am188ES Microcontroller Block Diagram	3
Ordering Information	4
Related AMD Products	8
Key Features and Benefits	
Comparing the ES to the 80C186	11
Comparing the ES to the EM	
TQFP Connection Diagrams and Pinouts	13
PQFP Connection Diagrams and Pinouts	19
Logic Symbol—Am186ES Microcontroller	25
Logic Symbol—Am188ES Microcontroller	26
Pin Descriptions	27
Pins That Are Used by Emulators	27
Pin Terminology	27
A19–A0	27
AD15–AD8 (Am186ES Microcontroller)	27
AO15–AO8 (Am188ES Microcontroller)	
AD7–AD0	
ALE	
ARDY	27
BHE/ADEN (Am186ES Microcontroller Only)	28
BHE/ADEN (Am186ES Microcontroller Only)	28
CLKOUTB	28
CTS0/ENRX0/PIO21	
DEN/DS/PIO5	
DRQ0/INT5/PIO12	
DRQ1/INT6/PIO13	
DT/R/PIO4	
GND	
HLDA	
HOLD	
INTO	
INT1/SELECT	
INT2/INTA0/PWD/PIO31	
INT2/INTA0/I WD/I 1001	
INT4/PIO30	
MCS0 (MCS0/PIO14)	
MCS0 (MCS0/1014) MCS2–MCS1 (MCS2/PIO24, MCS1/PIO15)	31
MCS3/RFSH/PIO25	
NMI	
PCS1–PCS0 (PCS1/PIO17, PCS0/PIO16)	
PCS2/CTS1/ENRX1/PIO18	
PCS2/CTS1/ENRX1/P1018 PCS3/RTS1/RTR1/P1019	
PCS5/R1/PIO3	
PCS5/A1/PIO3 PCS6/A2/PIO2	
PCS6/A2/PIO2 PIO31–PIO0 (Shared)	
RD	
RES	
RFSH2/ADEN (Am188ES Microcontroller Only)	ათ


RTS0/RTR0/PIO20	
RXD0/PIO23	35
RXD1/PIO28	35
<u></u> <u>S</u> 2– <u>S</u> 0	35
S6/LOCK/CLKDIV2/PIO29	36
SRDY/PIO6	
TMRIN0/PIO11	36
TMRIN1/PIO0	36
TMROUT0/PIO10	36
TMROUT1/PIO1	36
TXD0/PIO22	36
TXD1/PIO27	36
UCS/ONCE1	36
<u>UZI</u> /PIO26	
V <sub>CC</sub>	37
WHB (Am186ES Microcontroller Only)	
WLB (Am186ES Microcontroller Only)	
WB (Am188ES Microcontroller Only)	
WR	
X1	
X2	37
Functional Description Bus Operation	38
Bus Operation	39
Bus Interface Unit	41
Peripheral Control Block (PCB)	42
Bus Interface Unit Peripheral Control Block (PCB) Clock and Power Management	44
Chip-Select Unit	46
Refresh Control Unit	47
Interrupt Control Unit	48
Timer Control Unit	
Direct Memory Access (DMA)	49
Pulse Width Demodulation	51
Asynchronous Serial Ports	51
Programmable I/O (PIO) Pins	
Absolute Maximum Ratings	
Operating Ranges	
DC Characteristics Over Commercial Operating Ranges	
Commercial Switching Characteristics and Waveforms	
TQFP Physical Dimensions	
PQFP Physical Dimensions	00

# LIST OF FIGURES

Figure 1	Am186ES Microcontroller Example System Design	10
Figure 2	80C186 Microcontroller Example System Design	11
Figure 3	Two-Component Address	38
Figure 4	Am186ES Microcontroller Address Bus — Normal Operation	39
Figure 5	Am186ES Microcontroller—Address Bus Disable In Effect	40
Figure 6	Am188ES Microcontroller Address Bus — Normal Operation	40
Figure 7	Am188ES Microcontroller— Address Bus Disable In Effect	41
Figure 8	Am186ES and Am188ES Microcontrollers Oscillator Configurations	44
Figure 9	Clock Organization	45
Figure 10	DMA Unit Block Diagram	50
Figure 11	Typical Icc Versus Frequency for the Am186ESLV and Am188ESLV	54
Figure 12	Typical I <sub>cc</sub> Versus Frequency for the Am186ES and Am188ES	54
Figure 13	Thermal Resistance (°C/Watt)	55
Figure 14	Thermal Characteristics Equations	55
Figure 15	Typical Ambient Temperatures for PQFP with a 2-Layer Board	57
Figure 16	Typical Ambient Temperatures for TQFP with a 2-Layer Board	58
Figure 17	Typical Ambient Temperatures for PQFP with a 4-Layer to 6-Layer Board	59
Figure 18	Typical Ambient Temperatures for TQFP with a 4-Layer to 6-Layer Board	60

### LIST OF TABLES

Table 1	Data Byte Encoding	. 28
Table 2	Numeric PIO Pin Designations	. 34
Table 3	Alphabetic PIO Pin Designations	34
Table 4	Bus Cycle Encoding	. 35
Table 5	Segment Register Selection Rules	. 38
Table 6	Programming Am186ES Microcontroller Bus Width	42
Table 7	Peripheral Control Block Register Map	. 43
Table 8	Am186ES Microcontroller Maximum DMA Transfer Rates	49
Table 9	Typical Power Consumption for the Am186ESLV and Am188ESLV	
Table 10	Thermal Characteristics (°C/Watt)	55
Table 11	Typical Power Consumption Calculation	56
Table 12	Junction Temperature Calculation	56
Table 13	Typical Ambient Temperatures for PQFP with a 2-Layer Board	57
Table 14	Typical Ambient Temperatures for TQFP with a 2-Layer Board	58
Table 15	Typical Ambient Temperatures for PQFP with a 4-Layer to 6-Layer Board	59
Table 16	Typical Ambient Temperatures for TQFP with a 4-Layer to 6-Layer Board	60



#### **Related Documents**

The following documents provide additional information regarding the Am186ES and Am188ES microcontrollers:

- The Am186ES and Am188ES Microcontrollers User's Manual, order# 21096
- The FusionE86<sup>SM</sup> Catalog, order# 19255

#### Third-Party Development Support Products

The FusionE86<sup>SM</sup> Program of Partnerships for Application Solutions provides the customer with an array of products designed to meet critical time-tomarket needs. Products and solutions available from the AMD FusionE86 partners include emulators, hardware and software debuggers, board-level products, and software development tools, among others.

In addition, mature development tools and applications for the x86 platform are widely available in the general marketplace.

#### **Customer Service**

The AMD customer service network includes U.S. offices, international offices, and a customer training center. Expert technical assistance is available from the AMD worldwide staff of field application engineers and factory support staff who can answer E86 family hardware and software development questions.

#### Hotline and World Wide Web Support

For answers to technical questions, AMD provides a toll-free number for direct access to our corporate applications hotline. Also available is the AMD World Wide Web home page and FTP site, which provides the latest E86 family product information, including technical information and data on upcoming product releases.

For technical support questions on all E86 products, send E-mail to lpd.support@amd.com.

#### **Corporate Applications Hotline**

(800) 222-9323 Toll-free	for U.S. and Canada
--------------------------	---------------------

44-(0) 1276-803-299 U.K. and Europe hotline

#### World Wide Web Home Page and FTP Site

To access the AMD home page go to http:// www.amd.com.

To download documents and software, ftp to ftp.amd.com and log on as anonymous using your E-mail address as a password. Or via your web browser, go to ftp://ftp.amd.com.

Questions, requests, and input concerning AMD's WWW pages can be sent via E-mail to webmaster@amd.com.

#### **Documentation and Literature**

Free E86 family information such as data books, user's manuals, data sheets, application notes, the FusionE86 Partner Solutions Catalog, and other literature is available with a simple phone call. Internationally, contact your local AMD sales office for complete E86 family literature.

#### Literature Ordering

(800) 222-9323 (512) 602-5651 (800) 222-9323 Toll-free for U.S. and Canada

Direct dial worldwide

AMD Facts-On-Demand<sup>™</sup> fax information service, toll-free for U.S. and Canada

# 

# **KEY FEATURES AND BENEFITS**

The Am186ES and Am188ES microcontrollers extend the AMD family of microcontrollers based on the industry-standard x86 architecture. The Am186ES and Am188ES microcontrollers are higher-performance, more integrated versions of the 80C186/188 microprocessors, offering an attractive migration path. In addition, the Am186ES and Am188ES microcontrollers offer application-specific features that can enhance the system functionality of the Am186EM and Am188EM microcontrollers. Upgrading to the Am186ES and Am188ES microcontrollers is an attractive solution for several reasons:

- Minimized total system cost—New peripherals and on-chip system interface logic on the Am186ES and Am188ES microcontrollers reduce the cost of existing 80C186/188 designs.
- x86 software compatibility—80C186/188-compatible and upward-compatible with the other members of the AMD E86 family. The x86 architecture is the most widely used and supported computer architecture in the world.
- Enhanced performance—The Am186ES and Am188ES microcontrollers increase the performance of 80C186/188 systems, and the nonmultiplexed address bus offers faster, unbuffered access to memory.
- Enhanced functionality—The new and enhanced on-chip peripherals of the Am186ES and Am188ES microcontrollers include two asynchronous serial ports, 32 PIOs, a watchdog timer, additional interrupt pins, a pulse width demodulation option, DMA directly to and from the serial ports, 8-bit and 16-bit static bus sizing, a PSRAM controller, a 16-bit reset configuration register, and enhanced chip-select functionality.

# **Application Considerations**

The integration enhancements of the Am186ES and Am188ES microcontrollers provide a highperformance, low-system-cost solution for 16-bit embedded microcontroller designs. The nonmultiplexed address bus eliminates the need for system-support logic to interface memory devices, while the multiplexed address/data bus maintains the value of previously engineered, customer-specific peripherals and circuits within the upgraded design.

Figure 1 illustrates an example system design that uses the integrated peripheral set to achieve high performance with reduced system cost.

## **Clock Generation**

The integrated clock generation circuitry of the Am186ES and Am188ES microcontrollers allows the use of a times-one crystal frequency. The design


shown in Figure 1 achieves 40-MHz CPU operation, while using a 40-MHz crystal.

### **Memory Interface**

The integrated memory controller logic of the Am186ES and Am188ES microcontrollers provides a direct address bus interface to memory devices. It is not necessary to use an external address latch controlled by the address latch enable (ALE) signal. Individual byte-write-enable signals eliminate the need for external high/low byte-write-enable circuitry. The maximum bank size that is programmable for the memory chip-select signals has been increased to facilitate the use of high-density memory devices.

The improved memory timing specifications for the Am186ES and Am188ES microcontrollers allow nowait-state operation with 70-ns memory access times at a 40-MHz CPU clock speed. This reduces overall system cost significantly by allowing the use of a more commonly available memory speed and technology.

Figure 1 also shows an implementation of an RS-232 console or modem communications port. The RS-232-to-CMOS voltage-level converter is required for the electrical interface with the external device.



#### Figure 1. Am186ES Microcontroller Example System Design

## **Direct Memory Interface Example**

Figure 1 illustrates the Am186ES microcontroller's direct memory interface. The processor A19–A0 bus connects to the memory address inputs, the AD bus

connects to the data inputs and outputs, and the chip selects connect to the memory chip-select inputs.

The  $\overline{RD}$  output connects to the SRAM Output Enable  $(\overline{OE})$  pin for read operations. Write operations use the byte-write enables connected to the SRAM Write Enable (WE) pins.

The example design uses 2-Mbit memory technology (256 Kbytes) to fully populate the available address space. Two flash PROM devices provide 512 Kbytes of nonvolatile program storage, and two static RAM devices provide 512 Kbytes of data storage area.

### **COMPARING THE ES TO THE 80C186**

Figure 1 shows an example system using a 40-MHz Am186ES microcontroller. Figure 2 shows a comparable system implementation with an 80C186. Because of its superior integration, the Am186ES microcontroller system does not require the support devices that are required on the 80C186 example system. In addition, the Am186ES microcontroller provides significantly better performance with its 40-MHz clock rate.




Figure 2. 80C186 Microcontroller Example System Design

### COMPARING THE ES TO THE EM

Compared to the Am186EM and Am188EM microcontrollers, the Am186ES and Am188ES microcontrollers have the following additional features:

- Two full-featured asynchronous serial ports
- The ability to use DMA to and from the serial ports
- Two additional external interrupt signals
- Enhancements to the watchdog timer to improve its security and functionality
- A pulse width demodulation option
- A data strobe bus interface option for DEN
- ARDY functionality is changed to allow both edges of ARDY to be asynchronous to the clock

- An option to have all MCS space asserted through MCS0
- On the Am186ES microcontroller, static bus sizing allows UCS space to use a 16-bit data bus, while LCS space can be either 8-bit or 16-bit. All non-UCS and non-LCS memory and I/O accesses can be 8-bit or 16-bit. This capability is available only on the Am186ES microcontroller; the Am188ES microcontroller has a uniform 8-bit access width.
- The synchronous serial interface is removed
- On the ES, row addresses are not driven on DRAM refreshes

#### **Two Asynchronous Serial Ports**

The Am186ES and Am188ES microcontrollers have two identical asynchronous serial ports. Each serial

port operates independently and has the following features:

- Full-duplex operation
- 7-bit, 8-bit, or 9-bit operation
- Even, odd, or no parity
- One stop bit
- Long or short break character recognition
- Parity error, framing error, overrun error, and break character detection
- Configurable hardware handshaking with CTS, RTS, ENRX, and RTR
- DMA to and from the serial ports
- Separate maskable interrupts for each port
- Multiprocessor 9-bit protocol
- Independent baud rates for each port
- Maximum baud rate of 1/16th of the CPU clock rate
- Double-buffered transmit and receive
- Programmable interrupt generation for transmit, receive, and/or error detection

## **DMA and the Serial Ports**

The Am186ES and Am188ES microcontrollers can DMA directly to and from the serial ports. DMA and serial port transfer is accomplished by programming the DMA controller to perform transfers between a data source in memory or I/O space and a serial port transmit or receive register. The two DMA channels can support one serial port in full-duplex mode or two serial ports in half-duplex mode.

# Two Additional External Interrupts

Two new interrupts, INT5 and INT6, are multiplexed with the DMA request signals, DRQ0 and DRQ1. If a DMA channel is not enabled, or if it is not using external synchronization, then the associated pin can be used as an external interrupt. INT5 and INT6 can also be used in conjunction with the DMA terminal count interrupts.

# **Enhanced Watchdog Timer**

The Am186ES and Am188ES microcontrollers provide a true watchdog timer that can be configured to generate either an NMI interrupt or a system reset upon timeout. The watchdog timer supports up to a 1.67-second timeout period in a 40-MHz system.

After reset, the watchdog timer defaults to enabled and can be modified or disabled only one time. If the timer is not disabled, the application program must periodically reset the timer by writing a specific key sequence to the watchdog timer control register. If the timer is not reset before it counts down, either an NMI or a system reset is issued, depending on the configuration of the timer.

## **Pulse Width Demodulation Option**

The Am186ES and Am188ES microcontrollers provide pulse width demodulation by adding a Schmitt trigger buffer to the INT2 pin. If pulse width demodulation mode is enabled, timer 0 and timer 1 are used to determine the pulse width of the signal period. Separate maskable interrupts are generated on the rising and falling edge of the pulse input.

In pulse width demodulation mode, the external pins INT4, TIMERIN0, and TIMERIN1 are available as PIOs, but not as their normal functionality.

## **Data Strobe Bus Interface Option**

The Am186ES and Am188ES microcontrollers provide a truly asynchronous bus interface that allows the use of 68K-type peripherals. This implementation combines a new  $\overline{\text{DS}}$  data strobe signal (multiplexed with  $\overline{\text{DEN}}$ ) with a truly asynchronous ARDY ready input. When  $\overline{\text{DS}}$  is asserted, the data and address signals are valid.

A chip-select signal, ARDY,  $\overline{DS}$ , and other control signals ( $\overline{RD}/\overline{WR}$ ) can control the interface of 68K-type external peripherals to the AD bus.

# MCS0 Asserted for All MCS Option

When the  $\overline{\text{MCS0-only}}$  mode is enabled in the Am186ES and Am188ES microcontrollers, the entire middle chip-select range is selected through  $\overline{\text{MCS0}}$ . The remaining  $\overline{\text{MCS}}$  pins are available as PIOs or alternate functions.

## **ARDY Functionality Change**

In the Am186ES and Am188ES microcontrollers, the ARDY signal is changed to allow both edges of ARDY to be asynchronous to the clock.

On the Am186EM and Am188EM microcontrollers, proper operation was not guaranteed if ARDY did not meet the specification relative to the clock for all edges except the falling edge of a normally-ready system (relative to the rising edge of CLKOUTA).

To guarantee the number of wait states inserted, ARDY or SRDY must be synchronized to CLKOUTA. If the falling edge of ARDY is not synchronized to CLKOUTA as specified, an additional clock period can be added.

## 8-Bit and 16-Bit Bus Sizing Option


The Am186ES microcontroller allows switchable 8-bit and 16-bit bus sizing based on chip selects for three chip-select regions. The Am188ES microcontroller supports only 8-bit data widths.

On the Am186ES microcontroller, the upper chip select (UCS) region is always 16 bits, so memory used for boot code at power-on reset must be 16-bit memory. However, the LCS memory region, memory that is not UCS or LCS (including memory mapped to MCS and PCS), and I/O space can be independently configured as 8-bit or 16-bit.

## **TQFP CONNECTION DIAGRAMS AND PINOUTS**

#### **Am186ES Microcontroller**

Top Side View—100-Pin Thin Quad Flat Pack (TQFP)



Pin 1 is marked for orientation.

# TQFP PIN ASSIGNMENTS—Am186ES Microcontroller

# (Sorted by Pin Number)

Pin No.	Name	Pin No.	Name	Pin No.	Name	Pin No.	Name
1	AD0	26	RTS0/RTR0/ PIO20	51	A11	76	INT3/INTA1/IRQ
2	AD8	27	BHE/ADEN	52	A10	77	INT2/INTA0/PWD/ PIO31
3	AD1	28	WR	53	A9	78	INT1/SELECT
4	AD9	29	RD	54	A8	79	INT0
5	AD2	30	ALE	55	A7	80	UCS/ONCE1
6	AD10	31	ARDY	56	A6	81	LCS/ONCE0
7	AD3	32	<u></u> 52	57	A5	82	PCS6/A2/PIO2
8	AD11	33	<u>S</u> 1	58	A4	83	PCS5/A1/PIO3
9	AD4	34	<u></u> 50	59	A3	84	V <sub>CC</sub>
10	AD12	35	GND	60	A2	85	PCS3/RTS1/ RTR1/ PIO19
11	AD5	36	X1	61	V <sub>CC</sub>	86	PCS2/CTS1/ ENRX1/PIO18
12	GND	37	X2	62	A1	87	GND
13	AD13	38	V <sub>CC</sub>	63	AO	88	PCS1/PIO17
14	AD6	39	CLKOUTA	64	GND	89	PCS0/PIO16
15	V <sub>CC</sub>	40	CLKOUTB	65	WHB	90	V <sub>CC</sub>
16	AD14	41	GND	66	WLB	91	MCS2/PIO24
17	AD7	42	A19/PIO9	67	HLDA	92	MCS3/RFSH/ PIO25
18	AD15	43	A18/PIO8	68	HOLD	93	GND
19	S6/LOCK/CLKDIV2/ PIO29	44	V <sub>CC</sub>	69	SRDY/PIO6	94	RES
20	UZI/PIO26	45	A17/PIO7	70	NMI	95	TMRIN1/PIO0
21	TXD1/PIO27	46	A16	71	DT/R/PIO4	96	TMROUT1/PIO1
22	RXD1/PIO28	47	A15	72	DEN/DS/PIO5	97	TMROUT0/PIO10
23	CTS0/ENRX0/PIO21	48	A14	73	MCS0/PIO14	98	TMRIN0/PIO11
24	RXD0/PIO23	49	A13	74	MCS1/PIO15	99	DRQ1/INT6/PIO13
25	TXD0/PIO22	50	A12	75	INT4/PIO30	100	DRQ0/INT5/PIO12

# TQFP PIN DESIGNATIONS—Am186ES Microcontroller


# (Sorted by Pin Name)

Pin Name	No.	Pin Name	No.	Pin Name	No.	Pin Name	No.
A0	63	AD5	11	GND	87	RXD1	22
A1	62	AD6	14	GND	93	<u>5</u> 0	34
A2	60	AD7	17	HLDA	67	<u></u>	33
A3	59	AD8	2	HOLD	68	<u></u> 52	32
A4	58	AD9	4	INTO	79	S6/LOCK/ CLKDIV2/PIO29	19
A5	57	AD10	6	INT1/SELECT	78	SRDY/PIO6	69
A6	56	AD11	8	INT2/INTA0/ PWD/PIO31	77	TMRIN0/PIO11	98
A7	55	AD12	10	INT3/INTA1/IRQ	76	TMRIN1/PIO0	95
A8	54	AD13	13	INT4/PIO30	75	TMROUT0/ PIO10	97
A9	53	AD14	16	LCS/ONCE0	81	TMROUT1/PIO1	96
A10	52	AD15	18	MCS0/PIO14	73	TXD0/PIO22	25
A11	51	ALE	30	MCS1/PIO15	74	TXD1	21
A12	50	ARDY	31	MCS2/PIO24	91	UCS/ONCE1	80
A13	49	BHE/ADEN	27	MCS3/RFSH/PIO25	92	UZI/PIO26	20
A14	48	CLKOUTA	39	NMI CONT	70	V <sub>CC</sub>	15
A15	47	CLKOUTB	40	PCS0/PIO16	89	V <sub>CC</sub>	38
A16	46	CTS0/ENRX0/ PIO21	23	PCS1/PIO17	88	V <sub>CC</sub>	44
A17/PIO7	45	DEN/DS/PIO5	72	PCS2/CTS1/ ENRX1/PIO18	86	V <sub>CC</sub>	61
A18/PIO8	43	DRQ0/INT5/PIO12	100	PCS3/RTS1/RTR1/ PIO19	85	V <sub>CC</sub>	84
A19/PIO9	42	DRQ1/INT6/PIO13	99	PCS5/A1/PIO3	83	V <sub>CC</sub>	90
AD0	1	DT/R/PIO4	71	PCS6/A2/PIO2	82	WHB	65
AD1	3	GND	12	RD	29	WLB	66
AD2	5	GND	35	RES	94	WR	28
AD3	7	GND	41	RTS0/RTR0/PIO20	26	X1	36
AD4	9	GND	64	RXD0/PIO23	24	X2	37

### **CONNECTION DIAGRAM**

#### **Am188ES Microcontroller**





#### Note:

Pin 1 is marked for orientation.

# TQFP PIN DESIGNATIONS—Am188ES Microcontroller (Sorted by Pin Number)

Pin No.	Name	Pin No.	Name	Pin No.	Name	Pin No.	Name
1	AD0	26	RTS0/RTR0/ PIO20	51	A11	76	INT3/INTA1/IRQ
2	AO8	27	RFSH2/ADEN	52	A10	77	INT2/INTA0/ PWD/PIO31
3	AD1	28	WR	53	A9	78	INT1/SELECT
4	AO9	29	RD	54	A8	79	INT0
5	AD2	30	ALE	55	A7	80	UCS/ONCE1
6	AO10	31	ARDY	56	A6	81	LCS/ONCE0
7	AD3	32	<u>S</u> 2	57	A5	82	PCS6/A2/PIO2
8	AO11	33	<u>S</u> 1	58	A4	83	PCS5/A1/PIO3
9	AD4	34	<u></u> 50	59	A3	84	V <sub>CC</sub>
10	AO12	35	GND	60	A2	85	PCS3/RTS1/RTR1/ PIO19
11	AD5	36	X1	61	V <sub>CC</sub> A1 A0 GND	86	PCS2/CTS1/ENRX1/ PIO18
12	GND	37	X2	62	A1	87	GND
13	AO13	38	V <sub>CC</sub>	63	A0	88	PCS1/PIO17
14	AD6	39	CLKOUTA	64	GND	89	PCS0/PIO16
15	V <sub>CC</sub>	40	CLKOUTB	65	GND	90	V <sub>CC</sub>
16	AO14	41	GND	66	WB	91	MCS2/PIO24
17	AD7	42	A19/PIO9	67	HLDA	92	MCS3/RFSH/PIO25
18	AO15	43	A18/PIO8	68	HOLD	93	GND
19	S6/ <u>LOCK</u> / CLKDIV2/PIO29	44	V <sub>CC</sub>	69	SRDY/PIO6	94	RES
20	UZI/PIO26	45	A17/PIO7	70	NMI	95	TMRIN1/PIO0
21	TXD1/PIO27	46	A16	71	DT/R/PIO4	96	TMROUT1/PIO1
22	RXD1/PIO28	47	A15	72	DEN/DS/PIO5	97	TMROUT0/PIO10
23	CTS0/ENRX0/ PIO21	48	A14	73	MCS0/PIO14	98	TMRIN0/PIO11
24	RXD0/PIO23	49	A13	74	MCS1/PIO15	99	DRQ1/INT6/PIO13
25	TXD0/PIO22	50	A12	75	INT4/PIO30	100	DRQ0/INT5/PIO12

# TQFP PIN DESIGNATIONS—Am188ES Microcontroller


# (Sorted by Pin Name)


Pin Name	No.	Pin Name	No.	Pin Name	No.	Pin Name	No.
A0	63	AD5	11	GND	87	RXD0/PIO23	24
A1	62	AD6	14	GND	93	RXD1/PIO28	22
A2	60	AD7	17	HLDA	67	<u></u> 50	34
A3	59	ALE	30	HOLD	68	<u></u> <u></u> <u></u> S1	33
A4	58	AO8	2	INTO	79	<u></u> 52	32
A5	57	AO9	4	INT1/SELECT	78	S6/ <u>LOCK</u> / CLKDIV2/PIO29	19
A6	56	AO10	6	INT2/INTA0/ PWD/PIO31	77	SRDY/PIO6	69
A7	55	AO11	8	INT3/INTA1/IRQ	76	TMRIN0/PIO11	98
A8	54	AO12	10	INT4/PIO30	75	TMRIN1/PIO0	95
A9	53	AO13	13	LCS/ONCE0	81	TMROUT0/PIO10	97
A10	52	AO14	16	MCS0/PIO14	73	TMROUT1/PIO1	96
A11	51	AO15	18	MCS1/PIO15	74	TXD0/PIO22	25
A12	50	ARDY	31	MCS2/PIO24	91	TXD1/PIO27	21
A13	49	CLKOUTA	39	MCS3/RFSH/ P1O25	92	UCS/ONCE1	80
A14	48	CLKOUTB	40	NMI CO	70	UZI/PIO26	20
A15	47	CTS0/ENRX0/ PIO21	23	PCS0/PIO16	89	V <sub>CC</sub>	15
A16	46	DEN/DS/PIO5	72	PCS1/PIO17	88	V <sub>CC</sub>	38
A17/PIO7	45	DRQ0/INT5/ PIO12	100	PCS2/CTS1/ ENRX1/PIO18	86	V <sub>CC</sub>	44
A18/PIO8	43	DRQ1/INT6/ PIO13	99	PCS3/RTS1/ RTR1/ PIO19	85	V <sub>CC</sub>	61
A19/PIO9	42	DT/R/PIO4	71	PCS5/A1/PIO3	83	V <sub>CC</sub>	84
AD0	1	GND	12	PCS6/A2/PIO2	82	V <sub>CC</sub>	90
AD1	3	GND	35	RD	29	WB	66
AD2	5	GND	41	RES	94	WR	28
AD3	7	GND	64	RFSH2/ADEN	27	X1	36
AD4	9	GND	65	RTS0/RTR0/ PIO20	26	X2	37

#### PQFP CONNECTION DIAGRAMS AND PINOUTS

**Am186ES Microcontroller** 

Top Side View—100-Pin Plastic Quad Flat Pack (PQFP)





# PQFP PIN DESIGNATIONS—Am186ES Microcontroller

# (Sorted by Pin Number)

Pin No.	Name	Pin No.	Name	Pin No.	Name	Pin No.	Name
1	RXD0/PIO23	26	A13	51	MCS1/PIO15	76	DRQ1/INT6/PIO13
2	TXD0/PIO22	27	A12	52	INT4/PIO30	77	DRQ0/INT5/PIO12
3	RTS0/RTR0/ PIO20	28	A11	53	INT3/INTA1/IRQ	78	AD0
4	BHE/ADEN	29	A10	54	INT2/INTA0/ PWD/PIO31	79	AD8
5	WR	30	A9	55	INT1/SELECT	80	AD1
6	RD	31	A8	56	INT0	81	AD9
7	ALE	32	A7	57	UCS/ONCE1	82	AD2
8	ARDY	33	A6	58	LCS/ONCE0	83	AD10
9	<u>\$</u> 2	34	A5	59	PCS6/A2/PIO2	84	AD3
10	<u>S</u> 1	35	A4	60	PCS5/A1/PIO3	85	AD11
11	<u></u> 50	36	A3	61	V <sub>CC</sub>	86	AD4
12	GND	37	A2	62	PCS3/RTS1/RTR1/ PIO19	87	AD12
13	X1	38	V <sub>CC</sub>	63	PCS2/CTS1/ ENRX1/PIO18	88	AD5
14	X2	39	A1	64	GND	89	GND
15	V <sub>CC</sub>	40	A0	65	PCS1/PIO17	90	AD13
16	CLKOUTA	41	GND	66	PCS0/PIO16	91	AD6
17	CLKOUTB	42	WHB	67	V <sub>CC</sub>	92	V <sub>CC</sub>
18	GND	43	WLB	68	MCS2/PIO24	93	AD14
19	A19/PIO9	44	HLDA	69	MCS3/RFSH/PIO25	94	AD7
20	A18/PIO8	45	HOLD	70	GND	95	AD15
21	V <sub>CC</sub>	46	SRDY/PIO6	71	RES	96	S6/LOCK/ CLKDIV2/PIO29
22	A17/PIO7	47	NMI	72	TMRIN1/PIO0	97	UZI/PIO26
23	A16	48	DT/R/PIO4	73	TMROUT1/PIO1	98	TXD1/PIO27
24	A15	49	DEN/DS/PIO5	74	TMROUT0/PIO10	99	RXD1/PIO28
25	A14	50	MCS0/PIO14	75	TMRIN0/PIO11	100	CTS0/ENRX0/PIO21

# PQFP PIN DESIGNATIONS—Am186ES Microcontroller


# (Sorted by Pin Name)


Pin Name	No.	Pin Name	No.	Pin Name	No.	Pin Name	No.
A0	40	AD5	88	GND	70	RXD1/PIO28	99
A1	39	AD6	91	GND	89	<b>S</b> 0	11
A2	37	AD7	94	HLDA	44	<u></u> <b>S</b> 1	10
A3	36	AD8	79	HOLD	45	<u>\$</u> 2	9
A4	35	AD9	81	INTO	56	S6/LOCK/ CLKDIV2/PIO29	96
A5	34	AD10	83	INT1/SELECT	55	SRDY/PIO6	46
A6	33	AD11	85	INT2/INTA0/ PWD/PIO31	54	TMRIN0/PIO11	75
A7	32	AD12	87	INT3/INTA1/IRQ	53	TMRIN1/PIO0	72
A8	31	AD13	90	INT4/PIO30	52	TMROUT0/ PIO10	74
A9	30	AD14	93	LCS/ONCE0	58	TMROUT1/PIO1	73
A10	29	AD15	95	MCS0/PIO14	50	TXD0/PIO22	2
A11	28	ALE	7	MCS1/PIO15	51	TXD1/PIO27	98
A12	27	ARDY	8	MCS2/PIO24	68	UCS/ONCE1	57
A13	26	BHE/ADEN	4	MCS3/RFSH/PIO25	69	UZI/PIO26	97
A14	25	CLKOUTA	16	NMI CON	47	V <sub>CC</sub>	15
A15	24	CLKOUTB	17	PCS0/PIO16	66	V <sub>CC</sub>	21
A16	23	CTS0/ENRX0/ PIO21	100	PCS1/PIO17	65	V <sub>CC</sub>	38
A17/PIO7	22	DEN/DS/PIO5	49	PCS2/CTS1/ENRX1/ PIO18	63	V <sub>CC</sub>	61
A18/PIO8	20	DRQ0/INT5/PIO12	77	PCS3/RTS1/RTR1/ PIO19	62	V <sub>CC</sub>	67
A19/PIO9	19	DRQ1/INT6/PIO13	76	PCS5/A1/PIO3	60	V <sub>CC</sub>	92
AD0	78	DT/R/PIO4	48	PCS6/A2/PIO2	59	WHB	42
AD1	80	GND	12	RD	6	WLB	43
AD2	82	GND	18	RES	71	WR	5
AD3	84	GND	41	RTS0/RTR0/PIO20	3	X1	13
AD4	86	GND	64	RXD0/PIO23	1	X2	14

### **CONNECTION DIAGRAM**

**Am188ES Microcontroller** 

Top Side View—100-Pin Plastic Quad Flat Pack (PQFP)





# PQFP PIN DESIGNATIONS—Am188ES Microcontroller

# (Sorted by Pin Number)


Pin No.	Name	Pin No.	Name	Pin No.	Name	Pin No.	Name
1	RXD0/PIO23	26	A13	51	MCS1/PIO15	76	DRQ1/INT6/PIO13
2	TXD0/PIO22	27	A12	52	INT4/PIO30	77	DRQ0/INT5/PIO12
3	RTS0/RTR0/ PIO20	28	A11	53	INT3/INTA1/IRQ	78	AD0
4	RFSH2/ADEN	29	A10	54	INT2/INTA0/ PWD/PIO31	79	AO8
5	WR	30	A9	55	INT1/SELECT	80	AD1
6	RD	31	A8	56	INT0	81	AO9
7	ALE	32	A7	57	UCS/ONCE1	82	AD2
8	ARDY	33	A6	58	LCS/ONCE0	83	AO10
9	<u></u> 52	34	A5	59	PCS6/A2/PIO2	84	AD3
10	<u></u>	35	A4	60	PCS5/A1/PIO3	85	AO11
11	<u></u> 50	36	A3	61	V <sub>CC</sub>	86	AD4
12	GND	37	A2	62	PCS3/RTS1/RTR1/ PIO19	87	AO12
13	X1	38	V <sub>CC</sub>	63	PCS2/CTS1/ENRX1/ PIO18	88 🔊	AD5
14	X2	39	A1	64	GND	89	GND
15	V <sub>CC</sub>	40	A0	65	PCS1/PIO17	90	AO13
16	CLKOUTA	41	GND	66	PCS0/PIO16	91	AD6
17	CLKOUTB	42	GND	67	V <sub>CC</sub>	92	V <sub>CC</sub>
18	GND	43	WB	68	MCS2/PIO24	93	AO14
19	A19/PIO9	44	HLDA	69	MCS3/RFSH/PIO25	94	AD7
20	A18/PIO8	45	HOLD	70	GND	95	AO15
21	V <sub>CC</sub>	46	SRDY/PIO6	71	RES	96	S6/LOCK/ CLKDIV2/PIO29
22	A17/PIO7	47	NMI	72	TMRIN1/PIO0	97	UZI/PIO26
23	A16	48	DT/R/PIO4	73	TMROUT1/PIO1	98	TXD1/PIO27
24	A15	49	DEN/DS/PIO5	74	TMROUT0/PIO10	99	RXD1/PIO28
25	A14	50	MCS0/PIO14	75	TMRIN0/PIO11	100	CTS0/ENRX0/PIO21

# PQFP PIN DESIGNATIONS—Am188ES Microcontroller

# (Sorted by Pin Name)

Pin Name	No.	Pin Name	No.	Pin Name	No.	Pin Name	No.
A0	40	AD5	88	GND	70	RXD0/PIO23	1
A1	39	AD6	91	GND	89	RXD1/PIO28	99
A2	37	AD7	94	HLDA	44	<u></u> \$0	11
A3	36	ALE	7	HOLD	45	<u></u> <b>S</b> 1	10
A4	35	AO8	79	INTO	56	<u>5</u> 2	9
A5	34	AO9	81	INT1/SELECT	55	S6/ <u>LOCK</u> / CLKDIV2/PIO29	96
A6	33	AO10	83	INT2/INTA0/ PWD/PIO31	54	SRDY/PIO6	46
A7	32	AO11	85	INT3/INTA1/IRQ	53	TMRIN0/PIO11	75
A8	31	AO12	87	INT4/PIO30	52	TMRIN1/PIO0	72
A9	30	AO13	90	LCS/ONCE0	58	TMROUT0/ PIO10	74
A10	29	AO14	93	MCS0/PIO14	50	TMROUT1/PIO1	73
A11	28	AO15	95	MCS1/PIO15	51	TXD0/PIO22	2
A12	27	ARDY	8	MCS2/PIO24	68	TXD1/PIO27	98
A13	26	CLKOUTA	16	MCS3/RFSH/PIO25	69	UCS/ONCE1	57
A14	25	CLKOUTB	17	NMI 🛸 👝 🔿 V	47	UZI/PIO26	97
A15	24	CTS0/ENRX0/ PIO21	100	PCS0/PIO16	66	V <sub>CC</sub>	15
A16	23	DEN/DS/PIO5	49	PCS1/PIO17	65	V <sub>CC</sub>	21
A17/PIO7	22	DRQ0/INT5/PIO12	77	PCS2/CTS1/ENRX1/ PIO18	63	V <sub>CC</sub>	38
A18/PIO8	20	DRQ1/INT6/PIO13	76	PCS3/RTS1/RTR1/ PIO19	62	V <sub>CC</sub>	61
A19/PIO9	19	DT/R/PIO4	48	PCS5/A1/PIO3	60	V <sub>CC</sub>	67
AD0	78	GND	12	PCS6/A2/PIO2	59	V <sub>CC</sub>	92
AD1	80	GND	18	RD	6	WB	43
AD2	82	GND	41	RES	71	WR	5
AD3	84	GND	42	RFSH2/ADEN	4	X1	13
AD4	86	GND	64	RTS0/RTR0/PIO20	3	X2	14

### LOGIC SYMBOL—Am186ES MICROCONTROLLER




#### Notes:

\* These signals are the normal function of a pin that can be used as a PIO. See Pin Descriptions beginning on page 27 and Table 2 on page 34 for information on shared function.

\*\* All PIO signals are shared with other physical pins.

## LOGIC SYMBOL—Am188ES MICROCONTROLLER



#### Notes:

\* These signals are the normal function of a pin that can be used as a PIO. See Pin Descriptions beginning on page 27 and Table 2 on page 34 for information on shared function.

\*\* All PIO signals are shared with other physical pins.

### **PIN DESCRIPTIONS**

#### Pins That Are Used by Emulators

The following pins are used by emulators: A19–A0, AO15–AO8, AD7–AD0, ALE, BHE/ADEN (on the 186), CLKOUTA, RFSH2/ADEN (on the 188), RD, S2–S0, S6/LOCK/CLKDIV2, and UZI.

Emulators require S6/LOCK/CLKDIV2 and UZI to be configured in their normal functionality as S6 and UZI, not as PIOs. If BHE/ADEN (on the 186) or RFSH2/ ADEN (on the 188) is held Low during the rising edge of RES, S6 and UZI are configured in their normal functionality.

### **Pin Terminology**

The following terms are used to describe the pins:

Input—An input-only pin.

Output—An output-only pin.

Input/Output—A pin that can be either input or output.

**Synchronous**—Synchronous inputs must meet setup and hold times in relation to CLKOUTA. Synchronous outputs are synchronous to CLKOUTA.

**Asynchronous**—Inputs or outputs that are asynchronous to CLKOUTA.

## A19–A0 (A19/PIO9, A18/PIO8, A17/PIO7)

#### Address Bus (output, three-state, synchronous)

These pins supply nonmultiplexed memory or I/O addresses to the system one half of a CLKOUTA period earlier than the multiplexed address and data bus (AD15–AD0 on the 186 or AO15–AO8 and AD7–AD0 on the 188). During a bus hold or reset condition, the address bus is in a high-impedance state.

### AD15–AD8 (Am186ES Microcontroller) AO15–AO8 (Am188ES Microcontroller)

Address and Data Bus (input/output, three-state, synchronous, level-sensitive) Address-Only Bus (output, three-state, synchronous, level-sensitive)

**AD15–AD8**—On the Am186ES microcontroller, these time-multiplexed pins supply memory or I/O addresses and data to the system. This bus can supply an address to the system during the first period of a bus cycle ( $t_1$ ). It supplies data to the system during the remaining periods of that cycle ( $t_2$ ,  $t_3$ , and  $t_4$ ).

The address phase of these pins can be disabled. See the  $\overline{\text{ADEN}}$  description with the  $\overline{\text{BHE}}/\overline{\text{ADEN}}$  pin. When  $\overline{\text{WHB}}$  is deasserted, these pins are three-stated during  $t_2$ ,  $t_3$ , and  $t_4$ .

During a bus hold or reset condition, the address and data bus is in a high-impedance state.

During a power-on reset, the address and data bus pins (AD15–AD0 for the 186, AO15–AO8 and AD7– AD0 for the 188) can also be used to load system configuration information into the internal reset configuration register.

**A015–A08**—When the address bus is enabled on the Am188ES microcontroller, via the AD bit in the UMCS and LMCS registers, the address-only bus (A015–A08) contains valid high-order address bits from bus cycles  $t_1-t_4$ . These outputs are floated during a bus hold or reset.

On the Am188ES microcontroller, AO15–AO8 combine with AD7–AD0 to form a complete multiplexed address bus while AD7–AD0 is the 8-bit data bus.

### AD7-AD0

# Address and Data Bus (input/output, three-state, synchronous, level-sensitive)

These time-multiplexed pins supply partial memory or I/O addresses, as well as data, to the system. This bus supplies the low-order 8 bits of an address to the system during the first period of a bus cycle  $(t_1)$ , and it supplies data to the system during the remaining periods of that cycle  $(t_2, t_3, \text{ and } t_4)$ . In 8-bit mode on the Am188ES microcontroller, AD7–AD0 supplies the data.

The address phase of these pins can be disabled. See the  $\overline{\text{ADEN}}$  description with the  $\overline{\text{BHE}}/\overline{\text{ADEN}}$  pin. When  $\overline{\text{WLB}}$  is deasserted, these pins are three-stated during  $t_2$ ,  $t_3$ , and  $t_4$ .

During a bus hold or reset condition, the address and data bus is in a high-impedance state.

During a power-on reset, the address and data bus pins (AD15–AD0 for the 186, AO15–AO8 and AD7– AD0 for the 188) can also be used to load system configuration information into the internal reset configuration register.

## ALE

#### Address Latch Enable (output, synchronous)

This pin indicates to the system that an address appears on the address and data bus (AD15–AD0 for the 186 or AO15–AO8 and AD7–AD0 for the 188). The address is guaranteed to be valid on the trailing edge of ALE. This pin is three-stated during ONCE mode. This pin is not three-stated during a bus hold or reset.

### ARDY

# Asynchronous Ready (input, asynchronous, level-sensitive)

This pin is a true asynchronous ready that indicates to the microcontroller that the addressed memory space or I/O device will complete a data transfer. The ARDY

# 

pin is asynchronous to CLKOUTA and is active High. To guarantee the number of wait states inserted, ARDY or SRDY must be synchronized to CLKOUTA. If the falling edge of ARDY is not synchronized to CLKOUTA as specified, an additional clock period can be added.

To always assert the ready condition to the microcontroller, tie ARDY High. If the system does not use ARDY, tie the pin Low to yield control to SRDY.

### BHE/ADEN (Am186ES Microcontroller Only)

# Bus High Enable (three-state, output, synchronous)

#### Address Enable (input, internal pullup)

**BHE**—During a memory access, this pin and the leastsignificant address bit (AD0 or A0) indicate to the system which bytes of the data bus (upper, lower, or both) participate in a bus cycle. The BHE/ADEN and AD0 pins are encoded as shown in Table 1.

#### Table 1. Data Byte Encoding

		Type of Bus Cycle
0	0	Word Transfer
0	1	High Byte Transfer (Bits 15–8)
1	0	Low Byte Transfer (Bits 7–0)
1	1	Refresh

BHE is asserted during  $t_1$  and remains asserted through  $t_3$  and  $t_W$ . BHE does not need to be latched. BHE floats during bus hold and reset.

On the Am186ES microcontroller,  $\overline{WLB}$  and  $\overline{WHB}$  implement the functionality of  $\overline{BHE}$  and AD0 for high and low byte-write enables.

BHE/ADEN also signals DRAM refresh cycles when using the multiplexed address and data (AD) bus. A refresh cycle is indicated when both BHE/ADEN and AD0 are High. During refresh cycles, the A bus and the AD bus are not guaranteed to provide the same address during the address phase of the AD bus cycle. For this reason, the A0 signal cannot be used in place of the AD0 signal to determine refresh cycles. PSRAM refreshes also provide an additional RFSH signal (see the MCS3/RFSH pin description on page 31).

**ADEN**—If BHE/ADEN is held High or left floating during power-on reset, the address portion of the AD bus (AD15–AD0 for the 186 or AO15–AO8 and AD7–AD0 for the 188) is enabled or disabled during LCS and UCS bus cycles based on the DA bit in the LMCS and UMCS registers. In this case, the memory address is accessed on the A19–A0 pins. There is a weak internal

pullup resistor on BHE/ADEN so no external pullup is required. This mode of operation reduces power consumption.

If  $\overline{BHE}/\overline{ADEN}$  is held Low on power-on reset, the AD bus drives both addresses and data, regardless of the DA bit setting. The pin is sampled on the rising edge of RES. (S6 and UZI also assume their normal functionality in this instance. See Table 2 on page 34.)

**Note:** On the Am188ES microcontroller, AO15–AO8 are driven during the  $t_{2-}t_4$  bus cycle, regardless of the setting of the DA bit in the UMCS and LMCS registers.

## CLKOUTA

### Clock Output A (output, synchronous)

This pin supplies the internal clock to the system. Depending on the value of the system configuration register (SYSCON), CLKOUTA operates at either the PLL frequency, the power-save frequency, or is threestated. CLKOUTA remains active during reset and bus hold conditions.

All AC timing specs that use a clock relate to CLKOUTA.

# CLKOUTB

### Clock Output B (output, synchronous)

This pin supplies an additional clock with a delayed output compared to CLKOUTA. Depending upon the value of the system configuration register (SYSCON), CLKOUTB operates at either the PLL frequency, the power-save frequency, or is three-stated. CLKOUTB remains active during reset and bus hold conditions.

CLKOUTB is not used for AC timing specs.

# CTS0/ENRX0/PIO21

#### Clear-to-Send 0 (input, asynchronous) Enable-Receiver-Request 0 (input, asynchronous)

**CTS0**—This pin provides the Clear to Send signal for asynchronous serial port 0 when the ENRX0 bit in the AUXCON register is 0 and hardware flow control is enabled for the port (FC bit in the serial port 0 control register is set). The CTS0 signal gates the transmission of data from the associated serial port transmit register. When CTS0 is asserted, the transmitter begins transmission of a frame of data, if any is available. If CTS0 is deasserted, the transmitter holds the data in the serial port transmit register. The value of CTS0 is checked only at the beginning of the transmission of the frame.

**ENRX0**—This pin provides the Enable Receiver Request for asynchronous serial port 0 when the ENRX0 bit in the AUXCON register is 1 and hardware flow control is enabled for the port (FC bit in the serial port 0 control register is set). The ENRX0 signal enables the receiver for the associated serial port.

## DEN/DS/PIO5

#### Data Enable (output, three-state, synchronous) Data Strobe (output, three-state, synchronous)

**DEN**—This pin supplies an output enable to an external data-bus transceiver. **DEN** is asserted during memory, I/O, and interrupt acknowledge cycles. **DEN** is deasserted when  $DT/\overline{R}$  changes state. **DEN** floats during a bus hold or reset condition.

 $\overline{\text{DS}}$ —The data strobe provides a signal where the write cycle timing is identical to the read cycle timing. When used with other control signals,  $\overline{\text{DS}}$  provides an interface for 68K-type peripherals without the need for additional system interface logic.

When  $\overline{\text{DS}}$  is asserted, addresses are valid. When  $\overline{\text{DS}}$  is asserted on writes, data is valid. When  $\overline{\text{DS}}$  is asserted on reads, data can be asserted on the AD bus.

*Note:* This pin resets to DEN.

#### DRQ0/INT5/PIO12

#### DMA Request 0 (input, synchronous, level-sensitive) Maskable Interrupt Request 5 (input, asynchronous, edge-triggered)

**DRQ0**—This pin indicates to the microcontroller that an external device is ready for DMA channel 0 to perform a transfer. DRQ0 is level-triggered and internally synchronized. DRQ0 is not latched and must remain active until serviced.

**INT5**—If DMA 0 is not enabled or DMA 0 is not being used with external synchronization, INT5 can be used as an additional external interrupt request. INT5 shares the DMA 0 interrupt type (0Ah) and register control bits.

INT5 is edge-triggered only and must be held until the interrupt is acknowledged.

### DRQ1/INT6/PIO13

#### DMA Request 1 (input, synchronous, level-sensitive) Maskable Interrupt Request 6 (input, asynchronous, edge-triggered)

**DRQ1**—This pin indicates to the microcontroller that an external device is ready for DMA channel 1 to perform a transfer. DRQ1 is level-triggered and internally synchronized.

DRQ1 is not latched and must remain active until serviced.

**INT6**—If DMA 1 is not enabled or DMA 1 is not being used with external synchronization, INT6 can be used as an additional external interrupt request. INT6 shares the DMA 1 interrupt type (0Bh) and register control bits.

INT6 is edge-triggered only and must be held until the interrupt is acknowledged.

### DT/R/PIO4

# Data Transmit or Receive (output, three-state, synchronous)

This pin indicates in which direction data should flow through an external data-bus transceiver. When  $DT/\overline{R}$  is asserted High, the microcontroller transmits data. When this pin is deasserted Low, the microcontroller receives data.  $DT/\overline{R}$  floats during a bus hold or reset condition.

#### GND

#### Ground

Ground pins connect the microcontroller to the system ground.

### HLDA

#### Bus Hold Acknowledge (output, synchronous)

This pin is asserted High to indicate to an external bus master that the microcontroller has released control of the local bus. When an external bus master requests control of the local bus (by asserting HOLD), the microcontroller completes the bus cycle in progress. It then relinquishes control of the bus to the external bus master by asserting HLDA and floating DEN, RD, WR, S2–S0, AD15–AD0, S6, A19–A0, BHE, WHB, WLB, and DT/R, and then driving the chip selects UCS, ICS, MCS3–MCS0, PCS6–PCS5, and PCS3–PCS0 High.

When the external bus master has finished using the local bus, it indicates this to the microcontroller by deasserting HOLD. The microcontroller responds by deasserting HLDA.

If the microcontroller requires access to the bus (for example, to refresh), it will deassert HLDA before the external bus master deasserts HOLD. The external bus master must be able to deassert HOLD and allow the microcontroller access to the bus. See the timing diagrams for bus hold on page 97.

### HOLD

# Bus Hold Request (input, synchronous, level-sensitive)

This pin indicates to the microcontroller that an external bus master needs control of the local bus.

The Am186ES and Am188ES microcontrollers' HOLD latency time is a function of the activity occurring in the processor when the HOLD request is received. A DRAM request will delay a HOLD request when both requests are made at the same time. In addition, if locked transfers are performed, the HOLD latency time is increased by the length of the locked transfer.

For more information, see the HLDA pin description on page 29.

### INT0

# Maskable Interrupt Request 0 (input, asynchronous)

This pin indicates to the microcontroller that an interrupt request has occurred. If the INTO pin is not masked, the microcontroller transfers program execution to the location specified by the INTO vector in the microcontroller interrupt vector table.

Interrupt requests are synchronized internally and can be edge-triggered or level-triggered. To guarantee interrupt recognition, the requesting device must continue asserting INTO until the request is acknowledged.

## INT1/SELECT

#### Maskable Interrupt Request 1 (input, asynchronous) Slave Select (input, asynchronous)

**INT1**—This pin indicates to the microcontroller that an interrupt request has occurred. If INT1 is not masked, the microcontroller transfers program execution to the location specified by the INT1 vector in the microcontroller interrupt vector table.

Interrupt requests are synchronized internally and can be edge-triggered or level-triggered. To guarantee interrupt recognition, the requesting device must continue asserting INT1 until the request is acknowledged.

**SELECT**—When the microcontroller interrupt control unit is operating as a slave to an external interrupt controller, this pin indicates to the microcontroller that an interrupt type appears on the address and data bus. The INTO pin must indicate to the microcontroller that an interrupt has occurred before the SELECT pin indicates to the microcontroller that the interrupt type appears on the bus.

### INT2/INTA0/PWD/PIO31

# Maskable Interrupt Request 2 (input, asynchronous)

Interrupt Acknowledge 0 (output, synchronous) Pulse Width Demodulator (input, Schmitt trigger)

**INT2**—This pin indicates to the microcontroller that an interrupt request has occurred. If the INT2 pin is not masked, the microcontroller transfers program execution to the location specified by the INT2 vector in the microcontroller interrupt vector table.

Interrupt requests are synchronized internally and can be edge-triggered or level-triggered. To guarantee interrupt recognition, the requesting device must continue asserting INT2 until the request is acknowledged. INT2 becomes INTA0 when INT0 is configured in cascade mode. **INTAO**—When the microcontroller interrupt control unit is operating in cascade mode, this pin indicates to the system that the microcontroller needs an interrupt type to process the interrupt request on INTO. The peripheral issuing the interrupt request must provide the microcontroller with the corresponding interrupt type.

**PWD**—If pulse width demodulation is enabled, PWD processes a signal through the Schmitt trigger. PWD is used internally to drive TIMERIN0 and INT2, and PWD is inverted internally to drive TIMERIN1 and INT4. If INT2 and INT4 are enabled and timer 0 and timer 1 are properly configured, the pulse width of the alternating PWD signal can be calculated by comparing the values in timer 0 and timer 1.

In PWD mode, the signals TIMERIN0/PIO11, TIMERIN1/PIO0, and INT4/PIO30 can be used as PIOs. If they are not used as PIOs they are ignored internally. The level of INT2/INTA0/PWD/PIO31 is reflected in the PIO data register for PIO 31 as if it was a PIO.

## INT3/INTA1/IRQ

#### Maskable Interrupt Request 3 (input, asynchronous) Interrupt Acknowledge 1 (output, synchronous) Slave Interrupt Request (output, synchronous)

**INT3**—This pin indicates to the microcontroller that an interrupt request has occurred. If the INT3 pin is not masked, the microcontroller then transfers program execution to the location specified by the INT3 vector in the microcontroller interrupt vector table.

Interrupt requests are synchronized internally, and can be edge-triggered or level-triggered. To guarantee interrupt recognition, the requesting device must continue asserting INT3 until the request is acknowledged. INT3 becomes INTA1 when INT1 is configured in cascade mode.

**INTA1**—When the microcontroller interrupt control unit is operating in cascade mode, this pin indicates to the system that the microcontroller needs an interrupt type to process the interrupt request on INT1. The peripheral issuing the interrupt request must provide the microcontroller with the corresponding interrupt type.

**IRQ**—When the microcontroller interrupt control unit is operating as a slave to an external master interrupt controller, this pin lets the microcontroller issue an interrupt request to the external master interrupt controller.

#### INT4/PIO30

# Maskable Interrupt Request 4 (input, asynchronous)

This pin indicates to the microcontroller that an interrupt request has occurred. If the INT4 pin is not masked, the microcontroller then transfers program execution to the location specified by the INT4 vector in the microcontroller interrupt vector table.

Interrupt requests are synchronized internally, and can be edge-triggered or level-triggered. To guarantee interrupt recognition, the requesting device must continue asserting INT4 until the request is acknowledged.

When pulse width demodulation mode is enabled, the INT4 signal is used internally to indicate a High-to-Low transition on the PWD signal. When pulse width demodulation mode is enabled, INT4/PIO30 can be used as a PIO.

### LCS/ONCE0

# Lower Memory Chip Select (output, synchronous, internal pullup)

#### **ONCE Mode Request 0 (input)**

**LCS**—This pin indicates to the system that a memory access is in progress to the lower memory block. The base address and size of the lower memory block are programmable up to 512 Kbytes. On the Am186ES microcontroller, LCS is configured for 8-bit or 16-bit bus size by the auxiliary configuration register. LCS is held High during a bus hold condition.

**ONCE0**—During reset, this pin and **ONCE1** indicate to the microcontroller the mode in which it should operate. ONCE0 and ONCE1 are sampled on the rising edge of RES. If both pins are asserted Low, the microcontroller enters ONCE mode; otherwise, it operates normally.

In ONCE mode, all pins assume a high-impedance state and remain in that state until a subsequent reset occurs. To guarantee that the microcontroller does not inadvertently enter ONCE mode, ONCE0 has a weak internal pullup resistor that is active only during reset. This pin is not three-stated during a bus hold condition.

# MCS0 (MCS0/PIO14)

# Midrange Memory Chip Select 0 (output, synchronous, internal pullup)

This pin indicates to the system that a memory access is in progress to the corresponding region of the midrange memory block. The base address and size of the midrange memory block are programmable. On the Am186ES microcontroller, MCS0 is configured for 8-bit or 16-bit bus size by the auxiliary configuration register. MCS0 is held High during a bus hold condition. In addition, it has weak internal pullup resistors that are active during reset.

This signal functions like the corresponding signal in the Am186EM and Am188EM microcontrollers except that  $\overline{\text{MCS0}}$  can be programmed as the chip select for the entire middle chip select address range.

## MCS2–MCS1 (MCS2/PIO24, MCS1/PIO15)

# Midrange Memory Chip Selects (output, synchronous, internal pullup)

These pins indicate to the system that a memory access is in progress to the corresponding region of the midrange memory block. The base address and size of the midrange memory block are programmable. On the Am186ES microcontroller,  $\overline{MCS2}-\overline{MCS1}$  are configured for 8-bit or 16-bit bus size by the auxiliary configuration register.  $\overline{MCS2}-\overline{MCS1}$  are held High during a bus hold condition. In addition, they have weak internal pullup resistors that are active during reset.

These signals function like the signals in the Am186EM and Am188EM microcontrollers except that if  $\overline{\text{MCS0}}$  is programmed to be active for the entire middle chipselect range, then these signals are available as PIOs.

If they are not programmed as PIOs and if MCS0 is programmed for the whole middle chip-select range, then these signals operate normally.

# MCS3/RFSH/PIO25

#### Midrange Memory Chip Select 3 (output, synchronous, internal pullup) Automatic Refresh (output, synchronous)

**MCS3**—This pin indicates to the system that a memory access is in progress to the fourth region of the midrange memory block. The base address and size of the midrange memory block are programmable. On the Am186ES microcontroller, MCS3 is configured for 8-bit or 16-bit bus size by the auxiliary configuration register. MCS3 is held High during a bus hold condition. In addition, this pin has a weak internal pullup resistor that is active during reset.

This signal functions like the corresponding signal in the Am186EM and Am188EM microcontrollers except that if MCS0 is programmed for the entire middle chipselect range, then this signal is available as a PIO. If MCS3 is not programmed as a PIO and if MCS0 is programmed for the entire middle chip-select range, then this signal operates normally. Depending on the chip configuration, this signal can serve as a memory RFSH.

**RFSH**—This pin provides a signal timed for auto refresh to PSRAM or DRAM devices. It is only enabled to function as a refresh pulse when the PSRAM or DRAM mode bit is set. An active Low pulse is generated for 1.5 clock cycles with an adequate deassertion period to ensure that overall auto refresh cycle time is met.

This signal functions like the RFSH signal in the Am186EM and Am188EM microcontrollers except that the DRAM row address is not driven on DRAM refreshes. This pin is not three-stated during a bus hold condition.

### NMI

# Nonmaskable Interrupt (input, synchronous, edge-sensitive)

This pin indicates to the microcontroller that an interrupt request has occurred. The NMI signal is the highest priority hardware interrupt and, unlike the INT6–INT0 pins, cannot be masked. The microcontroller always transfers program execution to the location specified by the nonmaskable interrupt vector in the microcontroller interrupt vector table when NMI is asserted.

Although NMI is the highest priority interrupt source, it does not participate in the priority resolution process of the maskable interrupts. There is no bit associated with NMI in the interrupt in-service or interrupt request registers. This means that a new NMI request can interrupt an executing NMI interrupt service routine. As with all hardware interrupts, the IF (interrupt flag) is cleared when the processor takes the interrupt, disabling the maskable interrupt sources. However, if maskable interrupts are re-enabled by software in the NMI interrupt service routine, via the STI instruction for example, the fact that an NMI is currently in service does not have any effect on the priority resolution of maskable interrupt requests. For this reason, it is strongly advised that the interrupt service routine for NMI should not enable the maskable interrupts.

An NMI transition from Low to High is latched and synchronized internally, and it initiates the interrupt at the next instruction boundary. To guarantee that the interrupt is recognized, the NMI pin must be asserted for at least one CLKOUTA period.

## PCS1-PCS0 (PCS1/PIO17, PCS0/PIO16)

#### Peripheral Chip Selects (output, synchronous)

These pins indicate to the system that a memory access is in progress to the corresponding region of the peripheral memory block (either I/O or memory address space). The base address of the peripheral memory block is programmable. PCS3–PCS0 are held High during a bus hold condition. They are also held High during reset.

Unlike the  $\overline{\text{UCS}}$  and  $\overline{\text{LCS}}$  chip selects, the  $\overline{\text{PCS}}$  outputs assert with the multiplexed AD address bus. Note also that each peripheral chip select asserts over a 256-

byte address range, which is twice the address range covered by peripheral chip selects in the 80C186 and 80C188 microcontrollers.

### PCS2/CTS1/ENRX1/PIO18

#### Peripheral Chip Select 2 (output, synchronous) Clear-to-Send 1 (input, asynchronous) Enable-Receiver-Request 1 (input, asynchronous)

**PCS2**—This pin provides the Peripheral Chip Select 2 signal to the system when hardware flow control is not enabled for asynchronous serial port 1. The PCS2 signal indicates to the system that a memory access is in progress to the corresponding region of the peripheral memory block (either I/O or memory address space). The base address of the peripheral memory block is programmable. PCS2 is held High during a bus hold or reset condition.

Unlike the  $\overline{UCS}$  and  $\overline{LCS}$  chip selects, the  $\overline{PCS}$  outputs assert with the multiplexed AD address bus. Note also that each peripheral chip select asserts over a 256byte address range, which is twice the address range covered by peripheral chip selects in the 80C186 and 80C188 microcontrollers.

**CTS1**—This pin provides the Clear to Send signal for asynchronous serial port 1 when the ENRX1 bit in the AUXCON register is 0 and hardware flow control is enabled for the port (FC bit in the serial port 1 control register is set). The CTS1 signal gates the transmission of data from the associated serial port transmit register. When CTS1 is asserted, the transmitter begins transmission of a frame of data, if any is available. If CTS1 is deasserted, the transmitter holds the data in the serial port transmit register. The value of CTS1 is checked only at the beginning of the transmission of the frame.

**ENRX1**—This pin provides the Enable Receiver Request for asynchronous serial port 1 when the ENRX1 bit in the AUXCON register is 1 and hardware flow control is enabled for the port (FC bit in the serial port 1 control register is set). The ENRX1 signal enables the receiver for the associated serial port.

## PCS3/RTS1/RTR1/PIO19

#### Peripheral Chip Select 3 (output, synchronous) Ready-to-Send 1 (output, asynchronous) Ready-to-Receive 1 (output, asynchronous)

**PCS3**—This pin provides the Peripheral Chip Select 3 signal to the system when hardware flow control is not enabled for asynchronous serial port 1. The PCS3 signal indicates to the system that a memory access is in progress to the corresponding region of the peripheral memory block (either I/O or memory address space). The base address of the peripheral memory block is programmable. PCS3 is held High during a bus hold or reset condition.

Unlike the UCS and LCS chip selects, the PCS outputs assert with the multiplexed AD address bus. Note also that each peripheral chip select asserts over a 256byte address range, which is twice the address range covered by peripheral chip selects in the 80C186 and 80C188 microcontrollers.

**RTS1**—This pin provides the Ready to Send signal for asynchronous serial port 1 when the **RTS1** bit in the AUXCON register is 1 and hardware flow control is enabled for the port (FC bit in the serial port 1 control register is set). The **RTS1** signal is asserted when the associated serial port transmit register contains data which has not been transmitted.

**RTR1**—This pin provides the Ready to Receive signal for asynchronous serial port 1 when the  $\overline{\text{RTS1}}$  bit in the AUXCON register is 0 and hardware flow control is enabled for the port (FC bit in the serial port 1 control register is set). The  $\overline{\text{RTR1}}$  signal is asserted when the associated serial port receive register does not contain valid, unread data.

## PCS5/A1/PIO3

#### Peripheral Chip Select 5 (output, synchronous) Latched Address Bit 1 (output, synchronous)

**PCS5**—This pin indicates to the system that a memory access is in progress to the sixth region of the peripheral memory block (either I/O or memory address space). The base address of the peripheral memory block is programmable. PCS5 is held High during a bus hold condition. It is also held High during reset.

Unlike the UCS and LCS chip selects, the PCS outputs assert with the multiplexed AD address bus. Note also that each peripheral chip select asserts over a 256byte address range, which is twice the address range covered by peripheral chip selects in the 80C186 and 80C188 microcontrollers.

**A1**—When the EX bit in the  $\overline{\text{MCS}}$  and  $\overline{\text{PCS}}$  auxiliary register is 0, this pin supplies an internally latched address bit 1 to the system. During a bus hold condition, A1 retains its previously latched value.

### PCS6/A2/PIO2

#### Peripheral Chip Select 6 (output, synchronous) Latched Address Bit 2 (output, synchronous)

**PCS6**—This pin indicates to the system that a memory access is in progress to the seventh region of the peripheral memory block (either I/O or memory address space). The base address of the peripheral memory block is programmable. PCS6 is held High during a bus hold condition or reset.

Unlike the UCS and LCS chip selects, the PCS outputs assert with the multiplexed AD address bus. Note also that each peripheral chip select asserts over a 256byte address range, which is twice the address range covered by peripheral chip selects in the 80C186 and 80C188 microcontrollers.

**A2**—When the EX bit in the  $\overline{\text{MCS}}$  and  $\overline{\text{PCS}}$  auxiliary register is 0, this pin supplies an internally latched address bit 2 to the system. During a bus hold condition, A2 retains its previously latched value.

## PIO31–PIO0 (Shared)

# Programmable I/O Pins (input/output, asynchronous, open-drain)

The Am186ES and Am188ES microcontrollers provide 32 individually programmable I/O pins. Each PIO can be programmed with the following attributes: PIO function (enabled/disabled), direction (input/output), and weak pullup or pulldown. The pins that are multiplexed with PIO31–PIO0 are listed in Table 2 and Table 3.

After power-on reset, the PIO pins default to various configurations. The column titled *Power-On Reset Status* in Table 2 and Table 3 lists the defaults for the PIOs. Most of the PIO pins are configured as PIO inputs with pullup after power-on reset. The system initialization code must reconfigure any PIO pins as required.

The A19–A17 address pins default to normal operation on power-on reset, allowing the processor to correctly begin fetching instructions at the boot address FFFF0h. The DT/ $\overline{R}$ , DEN, and SRDY pins also default to normal operation on power-on reset.

#### Table 2. Numeric PIO Pin Designations

PIO No	Associated Pin	Power-On Reset Status
0	TMRIN1	Input with pullup
1	TMROUT1	Input with pulldown
2	PCS6/A2	Input with pullup
3	PCS5/A1	Input with pullup
4	DT/R	Normal operation <sup>(3)</sup>
5	DEN/DS	Normal operation <sup>(3)</sup>
6	SRDY	Normal operation <sup>(4)</sup>
7 <sup>(1)</sup>	A17	Normal operation <sup>(3)</sup>
8 <sup>(1)</sup>	A18	Normal operation <sup>(3)</sup>
9 <sup>(1)</sup>	A19	Normal operation <sup>(3)</sup>
10	TMROUT0	Input with pulldown
11	TMRIN0	Input with pullup
12	DRQ0/INT5	Input with pullup
13	DRQ1/INT6	Input with pullup
14	MCS0	Input with pullup
15	MCS1	Input with pullup
16	PCS0	Input with pullup
17	PCS1	Input with pullup
18	PCS2/CTS1/ENRX1	Input with pullup
19	PCS3/RTS1/RTR1	Input with pullup
20	RTS0/RTR0	Input with pullup
21	CTS0/ENRX0	Input with pullup
22	TXD0	Input with pullup
23	RXD0	Input with pullup
24	MCS2	Input with pullup
25	MCS3/RFSH	Input with pullup
26 <sup>(1,2)</sup>	UZI	Input with pullup
27	TXD1	Input with pullup
28	RXD1	Input with pullup
29 <sup>(1,2)</sup>	S6/LOCK/CLKDIV2	Input with pullup
30	INT4	Input with pullup
31	INT2/INTA0/PWD	Input with pullup

#### Table 3. Alphabetic PIO Pin Designations

Associated Pin	PIO No	Power-On Reset Status
A17 <sup>(1)</sup>	7	Normal operation <sup>(3)</sup>
A18 <sup>(1)</sup>	8	Normal operation <sup>(3)</sup>
A19 <sup>(1)</sup>	9	Normal operation <sup>(3)</sup>
CTS0/ENRX0	21	Input with pullup
DEN/DS	5	Normal operation <sup>(3)</sup>
DRQ0/INT5	12	Input with pullup
DRQ1/INT6	13	Input with pullup
DT/R	4	Normal operation <sup>(3)</sup>
INT2/INTA0/PWD	31	Input with pullup
INT4	30	Input with pullup
MCS0	14	Input with pullup
MCS1	15	Input with pullup
MCS2	24	Input with pullup
MCS3/RFSH	25	Input with pullup
PCS0	16	Input with pullup
PCS1	17	Input with pullup
PCS2/CTS1/ENRX1	18	Input with pullup
PCS3/RTS1/RTR1	19	Input with pullup
PCS5/A1	3	Input with pullup
PCS6/A2	2	Input with pullup
RTS0/RTR0	20	Input with pullup
RXD0	23	Input with pullup
RXD1	28	Input with pullup
S6/LOCK/CLKDIV2 <sup>(1,2)</sup>	29	Input with pullup
SRDY	6	Normal operation <sup>(4)</sup>
TMRIN0	11	Input with pullup
TMRIN1	0	Input with pullup
TMROUT0	10	Input with pulldown
TMROUT1	1	Input with pulldown
TXD0	22	Input with pullup
TXD1	27	Input with pullup
UZI <sup>(1,2)</sup>	26	Input with pullup

#### Notes:

The following notes apply to both tables.

- 1. These pins are used by emulators. (Emulators also use S2–S0, RES, NMI, CLKOUTA, BHE, ALE, AD15–AD0, and A16–A0.)
- 2. These pins revert to normal operation if BHE/ADEN (186) or RFSH2/ADEN (188) is held Low during power-on reset.
- 3. When used as a PIO, input with pullup option available.
- 4. When used as a PIO, input with pulldown option available.

# RD

#### Read Strobe (output, synchronous, three-state)

 $\overline{RD}$ —This pin indicates to the system that the microcontroller is performing a memory or I/O read cycle.  $\overline{RD}$  is guaranteed to not be asserted before the address and data bus is floated during the address-to-data transition.  $\overline{RD}$  floats during a bus hold condition.

# RES

#### Reset (input, asynchronous, level-sensitive)

This pin requires the microcontroller to perform a reset. When  $\overline{\text{RES}}$  is asserted, the microcontroller immediately terminates its present activity, clears its internal logic, and transfers CPU control to the reset address, FFFF0h.

RES must be held Low for at least 1 ms.

The microcontroller begins fetching instructions approximately 6.5 CLKOUTA periods after RES is deasserted. This input is provided with a Schmitt trigger to facilitate power-on RES generation via an RC network.

### RFSH2/ADEN (Am188ES Microcontroller Only)

Refresh 2 (three-state, output, synchronous) Address Enable (input, internal pullup)

**RFSH2**—Asserted Low to signify a DRAM refresh bus cycle. The use of RFSH2/ADEN to signal a refresh is not valid when PSRAM mode is selected. Instead, the MCS3/RFSH signal is provided to the PSRAM.

**ADEN**—If **RFSH**2/ADEN is held High or left floating on power-on reset, the AD bus (AO15–AO8 and AD7– AD0) is enabled or disabled during the address portion of LCS and UCS bus cycles based on the DA bit in the LMCS and UMCS registers. If the DA bit is set, the memory address is accessed on the A19–A0 pins. This mode of operation reduces power consumption. For more information, see the "Bus Operation" section on page 39. There is a weak internal pullup resistor on **RFSH**2/ADEN so no external pullup is required.

If RFSH2/ADEN is held Low on power-on reset, the AD bus drives both addresses and data, regardless of the DA bit setting. The pin is sampled one crystal clock cycle after the rising edge of RES. RFSH2/ADEN is three-stated during bus holds and ONCE mode.

## RTS0/RTR0/PIO20

#### Ready-to-Send 0 (output, asynchronous) Ready-to-Receive 0 (output, asynchronous)

**RTS0**—This pin provides the Ready to Send signal for asynchronous serial port 0 when the **RTS**0 bit in the AUXCON register is 1 and hardware flow control is enabled for the port (FC bit in the serial port 0 control register is set). The **RTS**0 signal is asserted when the associated serial port transmit register contains data that has not been transmitted.

**RTR0**—This pin provides the Ready to Receive signal for asynchronous serial port 0 when the **RTS**0 bit in the AUXCON register is 0 and hardware flow control is enabled for the port (FC bit in the serial port 0 control register is set). The **RTR**0 signal is asserted when the associated serial port receive register does not contain valid, unread data.

### RXD0/PIO23

#### Receive Data 0 (input, asynchronous)

This pin supplies asynchronous serial receive data from the system to asynchronous serial port 0.

## RXD1/PIO28

#### Receive Data 1 (input, asynchronous)

This pin supplies asynchronous serial receive data from the system to asynchronous serial port 1.

## <u>S</u>2–S0

# Bus Cycle Status (output, three-state, synchronous)

These pins indicate to the system the type of bus cycle in progress.  $\overline{S}2$  can be used as a logical memory or I/ O indicator, and  $\overline{S}1$  can be used as a data transmit or receive indicator.  $\overline{S}2-\overline{S}0$  float during bus hold and hold acknowledge conditions. The  $\overline{S}2-\overline{S}0$  pins are encoded as shown in Table 4.

# Table 4. Bus Cycle Encoding

<u></u> 52	<u></u> 51	<u></u> 50	Bus Cycle
0	0	0	Interrupt acknowledge
0	0	1	Read data from I/O
0	1	0	Write data to I/O
0	1	1	Halt
1	0	0	Instruction fetch
1	0	1	Read data from memory
1	1	0	Write data to memory
1	1	1	None (passive)

# 

## S6/LOCK/CLKDIV2/PIO29

#### Bus Cycle Status Bit 6 (output, synchronous) Bus Lock (output, synchronous) Clock Divide by 2 (input, internal pullup)

**S6**—During the second and remaining periods of a cycle ( $t_2$ ,  $t_3$ , and  $t_4$ ), this pin is asserted High to indicate a DMA-initiated bus cycle. During a bus hold or reset condition, S6 floats.

**LOCK**—This signal is asserted Low to indicate to other system bus masters that they are not to gain control of the system bus. This signal is only available during  $t_1$ .

LOCK on the Am186ES and Am188ES microcontrollers does not conform to the timing of the LOCK signal on the 80C186/188 microcontrollers. This signal is primarily intended for use by emulators.

**CLKDIV2**—If S6/CLKDIV2/PIO29 is held Low during power-on reset, the chip enters clock divided by 2 mode where the processor clock is derived by dividing the external clock input by 2. If this mode is selected, the PLL is disabled. The pin is sampled on the rising edge of RES.

If S6 is to be used as PIO29 in input mode, the device driving PIO29 must not drive the pin Low during poweron reset. S6/CLKDIV2/PIO29 defaults to a PIO input with pullup, so the pin does not need to be driven High externally.

### SRDY/PIO6

# Synchronous Ready (input, synchronous, level-sensitive)

This pin indicates to the microcontroller that the addressed memory space or I/O device will complete a data transfer. The SRDY pin accepts an active High input synchronized to CLKOUTA.

Using SRDY instead of ARDY allows a relaxed system timing because of the elimination of the one-half clock period required to internally synchronize ARDY. To always assert the ready condition to the microcontroller, tie SRDY High. If the system does not use SRDY, tie the pin Low to yield control to ARDY.

## TMRIN0/PIO11

#### Timer Input 0 (input, synchronous, edge-sensitive)

This pin supplies a clock or control signal to the internal microcontroller timer 0. After internally synchronizing a Low-to-High transition on TMRIN0, the microcontroller increments the timer. TMRIN0 must be tied High if not being used. When PIO11 is enabled, TMRIN0 is pulled High internally.

TMRINO is driven internally by INT2/INTA0/PWD when pulse width demodulation mode is enabled. The TMRIN0/PIO11 pin can be used as a PIO when pulse width demodulation mode is enabled.

## TMRIN1/PIO0

#### Timer Input 1 (input, synchronous, edge-sensitive)

This pin supplies a clock or control signal to the internal microcontroller timer 1. After internally synchronizing a Low-to-High transition on TMRIN1, the microcontroller increments the timer. TMRIN1 must be tied High if not being used. When PIO0 is enabled, TMRIN1 is pulled High internally.

TMRIN1 is driven internally by INT2/INTA0/PWD when pulse width demodulation mode is enabled. The TMRIN1/PIO0 pin can be used as a PIO when pulse width demodulation mode is enabled.

### TMROUT0/PIO10

#### Timer Output 0 (output, synchronous)

This pin supplies the system with either a single pulse or a continuous waveform with a programmable duty cycle. TMROUT0 is floated during a bus hold or reset.

### TMROUT1/PIO1

#### Timer Output 1 (output, synchronous)

This pin supplies the system with either a single pulse or a continuous waveform with a programmable duty cycle. TMROUT1 floats during a bus hold or reset.

# TXD0/PIO22

#### Transmit Data 0 (output, asynchronous)

This pin supplies asynchronous serial transmit data to the system from serial port 0.

## TXD1/PIO27

#### Transmit Data 1 (output, asynchronous)

This pin supplies asynchronous serial transmit data to the system from serial port 1.

## UCS/ONCE1

#### Upper Memory Chip Select (output, synchronous) ONCE Mode Request 1 (input, internal pullup)

**UCS**—This pin indicates to the system that a memory access is in progress to the upper memory block. The base address and size of the upper memory block are programmable up to 512 Kbytes. UCS is held High during a bus hold condition.

After reset, UCS is active for the 64 Kbyte memory range from F0000h to FFFFh, including the reset address of FFFF0h.

**ONCE1**—During reset, this pin and <u>LCS/ONCE0</u> indicate to the microcontroller the mode in which it should operate. <u>ONCE0</u> and <u>ONCE1</u> are sampled on the rising edge of <u>RES</u>. If both pins are asserted Low, the microcontroller enters ONCE mode. Otherwise, it operates normally. In ONCE mode, all pins assume a high-impedance state and remain in that state until a subsequent reset occurs. To guarantee that the microcontroller does not inadvertently enter ONCE mode, ONCE1 has a weak internal pullup resistor that is active only during a reset. This pin is not three-stated during a bus hold condition.

# UZI/PIO26

#### Upper Zero Indicate (output, synchronous)

This pin lets the designer determine if an access to the interrupt vector table is in progress by ORing it with bits 15–10 of the address and data bus (AD15–AD10 on the 186 and AO15–AO10 on the 188). UZI is the logical OR of the inverted A19–A16 bits. It asserts in the first period of a bus cycle and is held throughout the cycle.

This pin should be allowed to float or it should be pulled High at reset. This pin has an internal pullup. If this pin is Low at the negation of reset, the Am186ES and Am188ES microcontrollers will enter a reserved clock test mode.

# $v_{cc}$

#### **Power Supply (input)**

These pins supply power (+5 V) to the microcontroller.

# WHB (Am186ES Microcontroller Only)

#### Write High Byte (output, three-state, synchronous)

This pin and WLB indicate to the system which bytes of the data bus (upper, lower, or both) participate in a write cycle. In 80C186 microcontroller designs, this information is provided by BHE, AD0, and WR. However, by using WHB and WLB, the standard system interface logic and external address latch that were required are eliminated.

WHB is asserted with AD15–AD8. WHB is the logical OR of BHE and WR. This pin floats during reset.

### WLB (Am186ES Microcontroller Only) WB (Am188ES Microcontroller Only)

#### Write Low Byte (output, three-state, synchronous) Write Byte (output, three-state, synchronous)

**WLB**—This pin and WHB indicate to the system which bytes of the data bus (upper, lower, or both) participate in a write cycle. In 80C186 microcontroller designs, this information is provided by BHE, AD0, and WR. However, by using WHB and WLB, the standard system interface logic and external address latch that were required are eliminated.

WLB is asserted with AD7–AD0. WLB is the logical OR of AD0 and WR. This pin floats during reset.

**WB**—On the Am188ES microcontroller, this pin indicates a write to the bus. WB uses the same early timing as the nonmultiplexed address bus. WB is associated with AD7–AD0. This pin floats during reset.

# WR

#### Write Strobe (output, synchronous)

 $\overline{WR}$ —This pin indicates to the system that the data on the bus is to be written to a memory or I/O device.  $\overline{WR}$  floats during a bus hold or reset condition.

# X1

### Crystal Input (input)

This pin and the X2 pin provide connections for a fundamental mode or third-overtone, parallel-resonant crystal used by the internal oscillator circuit. To provide the microcontroller with an external clock source, connect the source to the X1 pin and leave the X2 pin unconnected.

## X2

### Crystal Output (output)

This pin and the X1 pin provide connections for a fundamental mode or third-overtone, parallel-resonant crystal used by the internal oscillator circuit. To provide the microcontroller with an external clock source, leave the X2 pin unconnected and connect the source to the X1 pin.

Am186/188ES and Am186/188ESLV Microcontrollers

# FUNCTIONAL DESCRIPTION

The Am186ES and Am188ES microcontrollers are based on the architecture of the original Am186 and Am188 microcontrollers—the 80C186 and 80C188 microcontrollers. The Am186ES and Am188ES microcontrollers function in the enhanced mode of earlier generations of Am186 and Am188 microcontrollers. Enhanced mode includes system features such as power-save control.

Each of the 8086, 8088, 80186, and 80188 microcontrollers contains the same basic set of registers, instructions, and addressing modes. The Am186ES and Am188ES microcontrollers are backward compatible with the 80C186 and 80C188 microcontrollers.

A full description of all the Am186ES and Am188ES microcontroller registers and instructions is included in the *Am186ES and Am188ES Microcontrollers User's Manual*, order# 21096.

#### **Memory Organization**

Memory is organized in sets of segments. Each segment is a linear contiguous sequence of 64K (216) 8-bit bytes. Memory is addressed using a two-component address that consists of a 16-bit segment value and a 16-bit offset. The 16-bit segment values are contained in one of four internal segment registers (CS, DS, SS, or ES). The physical address is calculated by shifting the segment value left by 4 bits and adding the 16-bit offset value to yield a 20-bit physical address (see Figure 3). This allows for a 1-Mbyte physical address size.

All instructions that address operands in memory must specify the segment value and the 16-bit offset value. For speed and compact instruction encoding, the segment register used for physical address generation is implied by the addressing mode used (see Table 5).




Figure 3. Two-Component Address

# I/O Space

The I/O space consists of 64K 8-bit or 32K 16-bit ports. Separate instructions (IN, INS and OUT, OUTS) address the I/O space with either an 8-bit port address specified in the instruction, or a 16-bit port address in the DX register. Eight-bit port addresses are zero-extended such that A15–A8 are Low. I/O port addresses 00F8h through 00FFh are reserved.

Memory Reference Needed	Segment Register Used	Implicit Segment Selection Rule
Instructions	Code (CS)	Instructions (including immediate data)
Local Data	Data (DS)	All data references
Stack	Stack (SS)	All stack pushes and pops; any memory references that use BP Register
External Data (Global)	Extra (ES)	All string instruction references that use the DI Register as an index

#### Table 5. Segment Register Selection Rules

# **BUS OPERATION**

The industry-standard 80C186 and 80C188 microcontrollers use a multiplexed address and data (AD) bus. The address is present on the AD bus only during the t1 clock phase. The Am186ES and Am188ES microcontrollers continue to provide the multiplexed AD bus and, in addition, provide a nonmultiplexed address (A) bus. The A bus provides an address to the system for the complete bus cycle (t1–t4).

For systems where power consumption is a concern, it is possible to disable the address from being driven on the AD bus on the Am186ES microcontroller and on the AD and AO buses on the Am188ES microcontroller during the normal address portion of the bus cycle for accesses to UCS and/or LCS address spaces. In this mode, the affected bus is placed in a high-impedance state during the address portion of the bus cycle. This feature is enabled through the DA bits in the UMCS and LMCS registers. When address disable is in effect, the number of signals that assert on the bus during all normal bus cycles to the associated address space is reduced, decreasing power consumption and reducing processor switching noise. On the Am188ES microcontroller, the address is driven on A015-A08 during the data portion of the bus cycle regardless of the setting of the DA bits.

If the ADEN pin is pulled Low during processor reset, the value of the DA bits in the UMCS and LMCS registers is ignored and the address is driven on the AD bus for all accesses, thus preserving the industry-standard 80C186 and 80C188 microcontrollers' multiplexed address bus and providing support for existing emulation tools.

The following diagrams show the Am186ES and AM188ES microcontroller bus cycles when the address bus disable feature is in effect:

- Figure 4 shows the affected signals during a normal read or write operation for an Am186ES microcontroller. The address and data are multiplexed onto the AD bus.
- Figure 5 shows an Am186ES microcontroller bus cycle when address bus disable is in effect. This results in the AD bus operating in a nonmultiplexed address/data mode. The A bus has the address during a read or write operation.
- Figure 6 shows the affected signals during a normal read or write operation for an Am188ES microcontroller. The multiplexed address/data mode is compatible with the 80C186 and 80C188 microcontrollers and might be used to take advantage of existing logic or peripherals.
- Figure 7 shows an Am188ES microcontroller bus cycle when address bus disable is in effect. The address and data is not multiplexed. The AD7–AD0 signals have only data on the bus, while the AO bus has the address during a read or write operation.







Figure 4. Am186ES Microcontroller Address Bus—Normal Read and Write Operation












Figure 7. Am188ES Microcontroller—Read and Write with Address Bus Disable In Effect

#### **BUS INTERFACE UNIT**

The bus interface unit controls all accesses to external peripherals and memory devices. External accesses include those to memory devices, as well as those to memory-mapped and I/O-mapped peripherals and the peripheral control block. The Am186ES and Am188ES microcontrollers provide an enhanced bus interface unit with the following features:

- A nonmultiplexed address bus
- On the Am186ES microcontroller, a static bus-sizing option for 8-bit and 16-bit memory and I/O
- Separate byte write enables for high and low bytes in the Am186ES microcontroller only
- Pseudo Static RAM (PSRAM) support

The standard 80C186/188 microcontroller multiplexed address and data bus requires system interface logic and an external address latch. On the Am186ES and Am188ES microcontrollers, new byte write enables, PSRAM control logic, and a new nonmultiplexed address bus can reduce design costs by eliminating this external logic.

### Nonmultiplexed Address Bus

The nonmultiplexed address bus (A19–A0) is valid onehalf CLKOUTA cycle in advance of the address on the AD bus. When used in conjunction with the modified UCS and LCS outputs and the byte-write enable signals, the A19–A0 bus provides a seamless interface to SRAM, PSRAM, and Flash EPROM memory systems.

### Static Bus Sizing

The 80C186 microcontroller provided a 16-bit wide data bus over its entire address range, memory, and I/O, but did not allow accesses to an 8-bit wide bus. The 80C188 microcontroller provided a lower-cost interface by reducing the data bus width to 8 bits, again over the entire address range. The Am188ES microcontroller follows the 80C188 microcontroller in providing an 8-bit data bus to all memory and peripherals. However, the Am186ES microcontroller differs from the 80C186 microcontroller in allowing programmability for data bus widths through fields in the auxiliary configuration (AUXCON) register, as shown in Table 6.

The width of the data access should not be modified while the processor is fetching instructions from the associated address space.

# Table 6. Programming Am186ES MicrocontrollerBus Width

Space	AUXCON Field	Value	Bus Width	Comments
UCS	-	-	16 bits	not configurable
LCS	LSIZ	0	16 bits	default
		1	8 bits	
I/O	IOSIZ	0	16 bits	default
		1	8 bits	
Other	MSIZ	0	16 bits	default
		1	8 bits	

# **Byte-Write Enables**

The Am186ES microcontroller provides the WHB (Write High Byte) and  $\overline{WLB}$  (Write Low Byte) signals, which act as byte-write enables.

WHB is the logical OR of  $\overline{BHE}$  and  $\overline{WR}$ . WHB is Low when  $\overline{BHE}$  and  $\overline{WR}$  are both Low.  $\overline{WLB}$  is the logical OR of A0 and  $\overline{WR}$ .  $\overline{WLB}$  is Low when A0 and  $\overline{WR}$  are both Low.  $\overline{WB}$  is Low whenever a byte is written on the Am188ES microcontroller.

On the Am188ES microcontroller, the  $\overline{WB}$  (Write Byte) pin indicates a write to the bus.  $\overline{WB}$  uses the same early timing as the nonmulitplexed address bus.  $\overline{WB}$  is associated with AD7—AD0. This pin floats during reset.

The byte-write enables are driven in conjunction with the nonmultiplexed address bus as required for the write timing requirements of common SRAMs.

# Pseudo Static RAM (PSRAM) Support

The Am186ES and Am188ES microcontrollers support the use of PSRAM devices in low memory chip-select (LCS) space only. When PSRAM mode is enabled, the timing for the LCS signal is modified by the chip-select control unit to provide a CS precharge period during PSRAM accesses. The 40-MHz timing of the Am186ES and Am188ES microcontrollers is appropriate to allow 70-ns PSRAM to run with one wait state. PSRAM mode is enabled through a bit in the Low Memory Chip-Select (LMCS) register. The PSRAM feature is disabled on CPU reset.

In addition to the <u>LCS</u> timing changes for PSRAM precharge, the PSRAM devices also require periodic refresh of all internal row addresses to retain their data. Although refresh of PSRAM can be accomplished several ways, the Am186ES and Am188ES microcontrollers implement auto refresh only.

The Am186ES and Am188ES microcontrollers generate a refresh signal, RFSH, to the PSRAM devices when PSRAM mode and the refresh control unit are enabled. No refresh address is required by the PSRAM when using the auto refresh mechanism. The  $\overline{\text{RFSH}}$ signal is multiplexed with the  $\overline{\text{MCS3}}$  signal pin. When PSRAM mode is enabled,  $\overline{\text{MCS3}}$  is not available for use as a chip-select signal.

The refresh control unit must be programmed before accessing PSRAM in LCS space. The refresh counter in the clock prescaler (CDRAM) register must be configured with the required refresh interval value. The ending address of LCS space and the ready and waitstate generation in the LMCS register must also be programmed. The refresh counter reload value in the CDRAM register should not be set to less than 18 (12h) in order to provide time for processor cycles within refresh. The refresh address counter must be set to 000000h to prevent another chip select from asserting.

 $\overline{\text{LCS}}$  is held High during a refresh cycle. The A bus is not used during refresh cycles. The LMCS register must be configured to external ready ignored (R2=1) with one wait state (R1–R0=01b), and the PSRAM mode enable bit (PSE) must be set to 1.

# PERIPHERAL CONTROL BLOCK (PCB)

The integrated peripherals of the Am186ES and Am188ES microcontrollers are controlled by 16-bit read/write registers. The peripheral registers are contained within an internal 256-byte control block. The registers are physically located in the peripheral devices they control, but they are addressed as a single 256-byte block. Table 7 shows a map of these registers.

# Reading and Writing the PCB

Code that is intended to execute on the Am188ES microcontroller should perform all writes to the PCB registers as byte writes. These writes transfer 16 bits of data to the PCB register even if an 8-bit register is named in the instruction. For example, out dx, al results in the value of ax being written to the port address in dx. Reads to the PCB should be done as word reads. Code written in this manner runs correctly on the Am188ES microcontroller and on the Am186ES microcontroller.

Unaligned reads and writes to the PCB result in unpredictable behavior on both the Am186ES and Am188ES microcontrollers.

For a complete description of all the registers in the PCB, see the *Am186ES and Am188ES Microcontrollers User's Manual*, order# 21096.

#### Table 7. Peripheral Control Block Register Map

Processor Control Registers:	Offset		
-			
Peripheral control block relocation register	FEh		
Reset configuration register	F6h		
Processor release level register <sup>1</sup>	F4h		
Auxiliary configuration register <sup>2</sup>	F2h		
System configuration register <sup>1</sup>	F0h		
Watchdog timer control register <sup>2</sup>	E6h		
Enable RCU register <sup>1</sup>	E4h		
Clock prescaler register	E2h		
Memory partition register	E0h		
DMA Registers:			
DMA 1 control register <sup>1</sup>	DAh		
DMA 1 transfer count register	D8h		
DMA 1 destination address high register	D6h		
DMA 1 destination address low register	D4h		
DMA 1 source address high register	D2h		
DMA 1 source address low register	D0h		
DMA 0 control register <sup>1</sup>	CAh		
DMA 0 transfer count register	C8h		
DMA 0 destination address high register	C6h		
DMA 0 destination address low register	C4h		
DMA 0 source address high register	C2h		
DMA 0 source address low register			
Chip-Select Registers:			
PCS and MCS auxiliary register	A8h		
Midrange memory chip-select register	A6h		
	7.011		
Peripheral chip-select register	A4h		
Peripheral chip-select register Low memory chip-select register <sup>1</sup>			
	A4h		
Low memory chip-select register 1	A4h A2h		
Low memory chip-select register 1 Upper memory chip-select register	A4h A2h		
Low memory chip-select register 1 Upper memory chip-select register Serial Port 0 Registers:	A4h A2h A0h		
Low memory chip-select register <sup>1</sup> Upper memory chip-select register Serial Port 0 Registers: Serial port 0 baud rate divisor register <sup>1</sup>	A4h A2h A0h 88h		
Low memory chip-select register <sup>1</sup> Upper memory chip-select register <b>Serial Port 0 Registers:</b> Serial port 0 baud rate divisor register <sup>1</sup> Serial port 0 receive register <sup>1</sup>	A4h A2h A0h 88h 86h		
Low memory chip-select register <sup>1</sup> Upper memory chip-select register <b>Serial Port 0 Registers:</b> Serial port 0 baud rate divisor register <sup>1</sup> Serial port 0 receive register <sup>1</sup> Serial port 0 transmit register <sup>1</sup>	A4h A2h A0h 88h 86h 84h		
Low memory chip-select register <sup>1</sup> Upper memory chip-select register <b>Serial Port 0 Registers:</b> Serial port 0 baud rate divisor register <sup>1</sup> Serial port 0 receive register <sup>1</sup> Serial port 0 transmit register <sup>1</sup> Serial port 0 status register <sup>1</sup>	A4h A2h A0h 88h 86h 84h 82h		
Low memory chip-select register <sup>1</sup> Upper memory chip-select register <b>Serial Port 0 Registers:</b> Serial port 0 baud rate divisor register <sup>1</sup> Serial port 0 receive register <sup>1</sup> Serial port 0 transmit register <sup>1</sup> Serial port 0 status register <sup>1</sup> Serial port 0 control register <sup>1</sup>	A4h A2h A0h 88h 86h 84h 82h		
Low memory chip-select register <sup>1</sup> Upper memory chip-select register <b>Serial Port 0 Registers:</b> Serial port 0 baud rate divisor register <sup>1</sup> Serial port 0 receive register <sup>1</sup> Serial port 0 transmit register <sup>1</sup> Serial port 0 status register <sup>1</sup> Serial port 0 control register <sup>1</sup> <b>PIO Registers:</b>	A4h           A2h           A0h           88h           86h           84h           82h           80h		
Low memory chip-select register <sup>1</sup> Upper memory chip-select register Serial Port 0 Registers: Serial port 0 baud rate divisor register <sup>1</sup> Serial port 0 receive register <sup>1</sup> Serial port 0 transmit register <sup>1</sup> Serial port 0 status register <sup>1</sup> Serial port 0 control register <sup>1</sup> PIO Registers: PIO data 1 register	A4h A2h A0h 88h 86h 84h 82h 80h 7Ah		
Low memory chip-select register <sup>1</sup> Upper memory chip-select register Serial Port 0 Registers: Serial port 0 baud rate divisor register <sup>1</sup> Serial port 0 receive register <sup>1</sup> Serial port 0 transmit register <sup>1</sup> Serial port 0 status register <sup>1</sup> Serial port 0 control register <sup>1</sup> PIO Registers: PIO data 1 register PIO direction 1 register	A4h A2h A0h 88h 86h 84h 82h 80h 7Ah 78h		
Low memory chip-select register <sup>1</sup> Upper memory chip-select register Serial Port 0 Registers: Serial port 0 baud rate divisor register <sup>1</sup> Serial port 0 receive register <sup>1</sup> Serial port 0 transmit register <sup>1</sup> Serial port 0 status register <sup>1</sup> Serial port 0 control register <sup>1</sup> PIO Registers: PIO data 1 register PIO direction 1 register PIO mode 1 register	A4h A2h A0h 88h 86h 84h 82h 80h 7Ah 78h 76h		
Low memory chip-select register <sup>1</sup> Upper memory chip-select register Serial Port 0 Registers: Serial port 0 baud rate divisor register <sup>1</sup> Serial port 0 receive register <sup>1</sup> Serial port 0 transmit register <sup>1</sup> Serial port 0 status register <sup>1</sup> Serial port 0 control register <sup>1</sup> PIO Registers: PIO data 1 register PIO direction 1 register PIO mode 1 register PIO data 0 register	A4h           A2h           A0h           88h           86h           84h           82h           80h           7Ah           78h           76h		
Low memory chip-select register <sup>1</sup> Upper memory chip-select register Serial Port 0 Registers: Serial port 0 baud rate divisor register <sup>1</sup> Serial port 0 receive register <sup>1</sup> Serial port 0 transmit register <sup>1</sup> Serial port 0 status register <sup>1</sup> Serial port 0 control register <sup>1</sup> PIO Registers: PIO data 1 register PIO direction 1 register PIO mode 1 register PIO data 0 register PIO direction 0 register	A4h           A2h           A0h           88h           86h           84h           82h           80h           7Ah           78h           76h           74h           72h		

Register Name	Offset
Timer 2 max count compare A register	62h
Timer 2 count register	60h
Timer 1 mode/control register	5Eh
Timer 1 max count compare B register	5Ch
Timer 1 max count compare A register	5Ah
Timer 1 count register	58h
Timer 0 mode/control register	56h
Timer 0 max count compare B register	54h
Timer 0 max count compare A register	52h
Timer 0 count register	50h
Interrupt Registers:	·
Serial port 0 interrupt control register <sup>1</sup>	44h
Serial port 1 interrupt control register <sup>2</sup>	42h
INT4 interrupt control register	40h
INT3 control register	3Eh
INT2 control register	3Ch
INT1 control register	3Ah
INT0 control register	38h
DMA1/INT6 interrupt control register <sup>1</sup>	36h
DMA0/INT5 interrupt control register <sup>1</sup>	34h
Timer interrupt control register	32h
Interrupt status register	30h
Interrupt request register 1	2Eh
Interrupt in-service register <sup>1</sup>	2Ch
Interrupt priority mask register	2Ah
Interrupt mask register <sup>1</sup>	28h
Interrupt poll status register	26h
Interrupt poll register	24h
End-of-interrupt register	22h
Interrupt vector register	20h
Serial Port 1 Registers:	<u>      I                              </u>
Serial port 1 baud rate divisor register <sup>2</sup>	18h
Serial port 1 receive register <sup>2</sup>	16h
Serial port 1 transmit register <sup>2</sup>	14h
Serial port 1 status register <sup>2</sup>	12h
Serial port 1 control register <sup>2</sup>	10h

- 1. The register has been changed from the Am186EM and Am188EM microcontrollers.
- 2. The register is new.
- **Note:** All unused addresses are reserved and should not be accessed.

# CLOCK AND POWER MANAGEMENT

The clock and power management unit of the Am186ES and Am188ES microcontrollers includes a phase-locked loop (PLL) and a second programmable system clock output (CLKOUTB).

## Phase-Locked Loop (PLL)

In a traditional 80C186/188 microcontroller design, the crystal frequency is twice that of the desired internal clock. Because of the internal PLL on the Am186ES and Am188ES microcontrollers, the internal clock generated by the Am186ES and Am188ES microcontrollers (CLKOUTA) is the same frequency as the crystal. The PLL takes the crystal inputs (X1 and X2) and generates a 45–55% (worst case) duty cycle intermediate system clock of the same frequency. This removes the need for an external 2x oscillator, reducing system cost. The PLL is reset during power-on reset by an on-chip power-on reset (POR) circuit.

# **Crystal-Driven Clock Source**

The internal oscillator circuit of the Am186ES and Am188ES microcontrollers is designed to function with a parallel resonant fundamental or third overtone crystal. Because of the PLL, the crystal frequency should be equal to the processor frequency. Do not replace a crystal with an LC or RC equivalent.

The signals X1 and X2 are connected to an internal inverting amplifier (oscillator) that provides, along with the external feedback loading, the necessary phase shift (Figure 8). In such a positive feedback circuit, the inverting amplifier has an output signal (X2) 180 degrees out of phase of the input signal (X1).

The external feedback network provides an additional 180-degree phase shift. In an ideal system, the input to X1 will have 360 or zero degrees of phase shift. The external feedback network is designed to be as close to ideal as possible. If the feedback network is not providing necessary phase shift, negative feedback dampens the output of the amplifier and negatively affects the operation of the clock generator. Values for the loading on X1 and X2 must be chosen to provide the necessary phase shift and crystal operation.

#### Selecting a Crystal

When selecting a crystal, the load capacitance should always be specified ( $C_L$ ). This value can cause variance in the oscillation frequency from the desired specified value (resonance). The load capacitance and the loading of the feedback network have the following relationship:

$$C_L = - \frac{(C_1 \cdot C_2)}{(C_1 + C_2)} + C_S$$

where  $C_S$  is the stray capacitance of the circuit. Placing the crystal and  $C_L$  in series across the inverting amplifier and tuning these values ( $C_1$ ,  $C_2$ ) allows the crystal to oscillate at resonance. This relationship is true for both fundamental and third-overtone operation. Finally, there is a relationship between  $C_1$  and  $C_2$ . To enhance the oscillation of the inverting amplifier, these values need to be offset with the larger load on the output (X2). Equal values of these loads tend to balance the poles of the inverting amplifier.

The characteristics of the inverting amplifier set limits on the following parameters for crystals:

ESR	(Equivalent Series Resistance)	40 Ω max
Drive	e Level	1 mW max

The recommended range of values for  $C_1$  and  $C_2$  are as follows:

C <sub>1</sub>	15 pF ± 20%
C <sub>2</sub>	22 pF ± 20%

The specific values for  $C_1$  and  $C_2$  must be determined by the designer and are dependent on the characteristics of the chosen crystal and board design.




Figure 8. Am186ES and Am188ES Microcontrollers Oscillator Configurations

### **External Source Clock**

Alternately, the internal oscillator can be driven from an external clock source. This source should be connected to the input of the inverting amplifier (X1), with the output (X2) not connected.

### **System Clocks**

The base system clock of AMD's original 80C186 and 80C188 microcontrollers is renamed CLKOUTA and the additional output is called CLKOUTB. CLKOUTA and CLKOUTB operate at either the processor frequency or the PLL frequency. The output drivers for both clocks are individually programmable for disable. Figure 9 shows the organization of the clocks.

The second clock output (CLKOUTB) allows one clock to run at the PLL frequency and the other clock to run at the power-save frequency. Individual drive enable bits allow selective enabling of just one or both of these clock outputs.

### **Power-Save Operation**

The power-save mode of the Am186ES and Am188ES microcontrollers reduces power consumption and heat dissipation, thereby extending battery life in portable systems. In power-save mode, operation of the CPU and internal peripherals continues at a slower clock frequency. When an interrupt occurs, the microcontroller automatically returns to its normal operating frequency on the internal clock's next rising edge of  $t_3$ .

**Note:** Power-save operation requires that clock-dependent devices be reprogrammed for clock frequency changes. Software drivers must be aware of clock frequency.

### Initialization and Processor Reset

Processor initialization or startup is accomplished by driving the RES input pin Low. RES must be held Low for 1 ms during power-up to ensure proper device initialization. RES forces the Am186ES and Am188ES microcontrollers to terminate all execution and local bus activity. No instruction or bus activity occurs as long as RES is active. After RES becomes inactive and an internal processing interval elapses, the microcontroller begins execution with the instruction at physical location FFFF0h, with UCS asserted with three wait states. RES also sets some registers to predefined values and resets the watchdog timer.

## The Reset Configuration Register

When the RES input is asserted Low, the contents of the address/data bus (AD15–AD0) are written into the reset configuration register. The system can place configuration information on the address/data bus using weak external pullup or pulldown resistors, or using an external driver that is enabled during reset. The processor does not drive the address/data bus during reset.

For example, the reset configuration register could be used to provide the software with the position of a configuration switch in the system. Using weak external pullup and pulldown resistors on the address and data bus, the system can provide the microcontroller with a value corresponding to the position of the jumper during a reset.




Figure 9. Clock Organization

# 

# CHIP-SELECT UNIT

The Am186ES and Am188ES microcontrollers contain logic that provides programmable chip-select generation for both memories and peripherals. The logic can be programmed to provide ready and wait-state generation and latched address bits A1 and A2. The chip-select lines are active for all memory and I/O cycles in their programmed areas, whether they are generated by the CPU or by the integrated DMA unit.

The Am186ES and Am188ES microcontrollers provide six chip-select outputs for use with memory devices and six more for use with peripherals in either memory space or I/O space. The six memory chip selects can be used to address three memory ranges. Each peripheral chip select addresses a 256-byte block that is offset from a programmable base address. A write to a chip select register will enable the corresponding chip select logic even if the actual pin has another function (e.g., PIO).

# **Chip-Select Timing**

The timing for the UCS and LCS outputs is modified from the original 80C186 microcontroller. These outputs now assert in conjunction with the nonmultiplexed address bus for normal memory timing. To allow these outputs to be available earlier in the bus cycle, the number of programmable memory size selections has been reduced.

### Ready and Wait-State Programming

The Am186ES and Am188ES microcontrollers can be programmed to sense a ready signal for each of the peripheral or memory chip-select lines. The ready signal can be either the ARDY or SRDY signal. Each chipselect control register (UMCS, LMCS, MMCS, PACS, and MPCS) contains a single-bit field that determines whether the external ready signal is required or ignored.

The number of wait states to be inserted for each access to a peripheral or memory region is programmable. The chip-select control registers for UCS, LCS, MCS3–MCS0, PCS6, and PCS5 contain a two-bit field that determines the number of wait states from zero to three to be inserted. PCS3–PCS0 use three bits to provide additional values of 5, 7, 9, and 15 wait states.

When external ready is required, internally programmed wait states will always complete before external ready can terminate or extend a bus cycle. For example, if the internal wait states are set to insert two wait states, the processor samples the external ready pin during the first wait cycle. If external ready is asserted at that time, the access completes after six cycles (four cycles plus two wait states). If external ready is not asserted during the first wait cycle, the access is extended until ready is asserted, and one more wait state occurs followed by  $t_4$ . The ARDY signal on the Am186ES and Am188ES microcontrollers is a true asynchronous ready signal. The ARDY pin accepts a rising edge that is asynchronous to CLKOUTA and is active High. If the falling edge of ARDY is not synchronized to CLKOUTA as specified, an additional clock period may be added.

# **Chip-Select Overlap**

Although programming the various chip selects on the Am186ES microcontroller so that multiple chip select signals are asserted for the same physical address is not recommended, it may be unavoidable in some systems. In such systems, the chip selects whose assertions overlap must have the same configuration for ready (external ready required or not required) and the number of wait states to be inserted into the cycle by the processor.

The peripheral control block (PCB) is accessed using internal signals. These internal signals function as chip selects configured with zero wait states and no external ready. Therefore, the PCB can be programmed to addresses that overlap external chip-select signals only if those external chip selects are programmed to zero wait states with no external ready required.

When overlapping an additional chip select with either the LCS or UCS chip selects, it must be noted that setting the Disable Address (DA) bit in the LMCS or UMCS register disables the address from being driven on the AD bus for all accesses for which the associated chip select is asserted, including any accesses for which multiple chip selects assert.

The MCS and PCS chip-select pins can be configured as either chip selects (normal function) or as PIO inputs or outputs. It should be noted; however, that the ready and wait state generation logic for these chip selects is in effect regardless of their configurations as chip selects or PIOs. This means that if these chip selects are enabled (by a write to the MMCS and MPCS for the MCS chip selects, or by a write to the PACS and MPCS registers for the PCS chip selects), the ready and wait state programming for these signals must agree with the programming for any other chip selects with which their assertion would overlap if they were configured as chip selects.

Although the PCS4 signal is not available on an external pin, the ready and wait state logic for this signal still exists internal to the part. For this reason, the PCS4 address space must follow the rules for overlapping chip selects. The ready and wait-state logic for PCS6– PCS5 is disabled when these signals are configured as address bits A2–A1.

Failure to configure overlapping chip selects with the same ready and wait state requirements may cause the processor to hang with the appearance of waiting for a ready signal. This behavior may occur even in a system in which ready is always asserted (ARDY or SRDY tied High).

Configuring PCS in I/O space with LCS or any other chip select configured for memory address 0 is not considered overlapping of the chip selects. Overlapping chip selects refers to configurations where more than one chip select asserts for the same physical address.

## **Upper Memory Chip Select**

The Am186ES and Am188ES microcontrollers provide a UCS chip select for the top of memory. On reset the Am186ES and Am188ES microcontrollers begin fetching and executing instructions at memory location FFFF0h. Therefore, upper memory is usually used as instruction memory. To facilitate this usage, UCS defaults to active on reset, with a default memory range of 64 Kbytes from F0000h to FFFFFh, with external ready required and three wait states automatically inserted. The UCS memory range always ends at FFFFFh. The UCS lower boundary is programmable.

## Low Memory Chip Select

The Am186ES and Am188ES microcontrollers provide an  $\overline{\text{LCS}}$  chip select for lower memory. The AUXCON register can be used to configure  $\overline{\text{LCS}}$  for 8-bit or 16-bit accesses. Since the interrupt vector table is located at the bottom of memory starting at 00000h, the  $\overline{\text{LCS}}$  pin is usually used to control data memory. The  $\overline{\text{LCS}}$  pin is not active on reset.

# Midrange Memory Chip Selects

The Am186ES and Am188ES microcontrollers provide four chip selects, MCS3–MCS0, for use in a user-locatable memory block. With some exceptions, the base address of the memory block can be located anywhere within the 1-Mbyte memory address space of the Am186ES and Am188ES microcontrollers. The areas associated with the UCS and LCS chip selects are excluded. If they are mapped to memory, the address range of the peripheral chip selects, PCS6, PCS5, and PCS3–PCS0, are also excluded. The MCS address range can overlap the PCS address range if the PCS chip selects are mapped to I/O space.

MCS0 can be configured to be asserted for the entire MCS range. When configured in this mode, the MCS3–MCS1 pins can be used as PIOs.

The AUXCON register can be used to configure  $\overline{\text{MCS}}$  for 8-bit or 16-bit accesses. The bus width of the MCS range is determined by the width of the non-UCS/non-LCS memory range.

Unlike the UCS and LCS chip selects, the MCS outputs assert with the same timing as the multiplexed AD address bus.

# **Peripheral Chip Selects**

The Am186ES and Am188ES microcontrollers provide six chip selects, PCS6–PCS5 and PCS3–PCS0, for use within a user-configured memory or I/O block. PCS4 is not available on the Am186ES and Am188ES microcontrollers. The base address of the memory block can be located anywhere within the 1-Mbyte memory address space, exclusive of the areas associated with the UCS, LCS, and MCS chip selects, or they can be configured to access the 64-Kbyte I/O space.

The  $\overline{PCS}$  pins are not active on reset.  $\overline{PCS6}$ - $\overline{PCS5}$  can be programmed for zero to three wait states.  $\overline{PCS3}$ - $\overline{PCS0}$  can be programmed for four additional wait-state values: 5, 7, 9, and 15.

The AUXCON register can be used to configure  $\overline{PCS}$  for 8-bit or 16-bit accesses. The bus width of the PCS range is determined by the width of the non-UCS/non-LCS memory range or by the width of the I/O area.

Unlike the  $\overline{UCS}$  and  $\overline{LCS}$  chip selects, the  $\overline{PCS}$  outputs assert with the multiplexed AD address bus. Each peripheral chip select asserts over a 256-byte address range, which is twice the address range covered by peripheral chip selects in the 80C186/188 microcontrollers.

# REFRESH CONTROL UNIT

The Refresh Control Unit (RCU) automatically generates refresh bus cycles. After a programmable period of time, the RCU generates a memory read request to the bus interface unit. The RCU is fixed to three wait states for the PSRAM auto refresh mode.

In the Am186ES and Am188ES microcontrollers, refresh is enabled when the ENA bit is set in the enable RCU register, offset E4h. This is different from the Am186EM and Am188EM microcontrollers where the PSRAM enable bit in the low memory chip-select register, offset A2h, enables refresh. The refresh function is the same as on the Am186EM and Am188EM microcontrollers, except that the DRAM address is not driven on DRAM refreshes.

If the HLDA pin is active when a refresh request is generated (indicating a bus hold condition), the Am186ES and Am188ES microcontrollers deactivate the HLDA pin in order to perform a refresh cycle. The external bus master must remove the HOLD signal for at least one clock in order to allow the refresh cycle to execute.

# 

# INTERRUPT CONTROL UNIT

The Am186ES and Am188ES microcontrollers can receive interrupt requests from a variety of sources, both internal and external. The internal interrupt controller arranges these requests by priority and presents them one at a time to the CPU.

There are up to eight external interrupt sources on the Am186ES and Am188ES microcontrollers—seven maskable interrupt pins and one nonmaskable interrupt (NMI) pin. In addition, there are eight internal interrupt sources (three timers, two DMA channels, the two asynchronous serial ports, and the Watchdog Timer NMI) that are not connected to external pins. INT5 and INT6 are multiplexed with DRQ0 and DRQ1. These two interrupts are available if the associated DMA is not enabled or is being used with internal synchronization.

The Am186ES and Am188ES microcontrollers provide up to six interrupt sources not present on the 80C186 and 80C188 microcontrollers. There are up to three additional external interrupt pins—INT4, INT5, and INT6. These pins operate much like the INT3–INT0 interrupt pins on the 80C186 and 80C188 microcontrollers. There are also two internal interrupts from the serial ports and the watchdog timer can generate interrupts.

The seven maskable interrupt request pins can be used as direct interrupt requests. INT4–INT0 can be either edge triggered or level triggered. INT6 and INT5 are edge triggered only. In addition, INT0 and INT1 can be configured in cascade mode for use with an external 82C59A-compatible interrupt controller. When INT0 is configured in cascade mode, the INT2 pin is automatically configured in its INTA0 function. When INT1 is configured in cascade mode, the INT3 pin is automatically configured in its INTA1 function. An external interrupt controller can be used as the system master by programming the internal interrupt controller to operate in slave mode. INT6–INT4 are not available in slave mode.

Interrupts are automatically disabled when an interrupt is taken. Interrupt-service routines (ISRs) may re-enable interrupts by setting the IF flag. This allows interrupts of greater or equal priority to interrupt the currently executing ISR. Interrupts from the same source are disabled as long as the corresponding bit in the interrupt in-service register is set. INT1 and INT0 provide a special bit to enable special fully nested mode. When configured in special fully nested mode, the interrupt source may generate a new interrupt regardless of the setting of the in-service bit.

# TIMER CONTROL UNIT

There are three 16-bit programmable timers and a watchdog timer on the Am186ES and Am188ES micro-controllers.

Timer 0 and timer 1 are connected to four external pins (each one has an input and an output). These two timers can be used to count or time external events, or to generate nonrepetitive or variable-duty-cycle waveforms. When pulse width demodulation is enabled, timer 0 and timer 1 are used to measure the width of the High and Low pulses on the PWD pin. (See the Pulse Width Demodulation section on page 51.)

Timer 2 is not connected to any external pins. It can be used for real-time coding and time-delay applications. It can also be used as a prescaler to timers 0 and 1 or to synchronize DMA transfers.

The programmable timers are controlled by eleven 16bit registers in the peripheral control block. A timer's timer-count register contains the current value of that timer. The timer-count register can be read or written with a value at any time, whether the timer is running or not. The microcontroller increments the value of the timer-count register each time a timer event occurs.

Each timer also has a maximum-count register that defines the maximum value the timer can reach. When the timer reaches the maximum value, it resets to 0 during the same clock cycle. The value in the maximum-count register is never stored in the timer-count register. Also, timers 0 and 1 have a secondary maximum-count register. Using both the primary and secondary maximum-count registers lets the timer alternate between two maximum values.

If the timer is programmed to use only the primary maximum-count register, the timer output pin switches Low for one clock cycle after the maximum value is reached. If the timer is programmed to use both of its maximum-count registers, the output pin indicates which maximum-count register is currently in control, thereby creating a waveform. The duty cycle of the waveform depends on the values in the maximumcount registers.

Each timer is serviced every fourth clock cycle, so a timer can operate at a speed of up to one-quarter of the internal clock frequency. A timer can be clocked externally at this same frequency; however, because of internal synchronization and pipelining of the timer circuitry, the timer output can take up to six clock cycles to respond to the clock or gate input.

# Watchdog Timer

The Am186ES and Am188ES microcontrollers provide a true watchdog timer function. The Watchdog Timer (WDT) can be used to regain control of the system when software fails to respond as expected. The WDT is active after reset. It can only be modified a single time by a keyed sequence of writes to the watchdog timer control register (WDTCON) following reset. This single write can either disable the timer or modify the timeout period and the action taken upon timeout. A keyed sequence is also required to reset the current WDT count. This behavior ensures that randomly executing code will not prevent a WDT event from occurring.

The WDT supports up to a 1.67-second timeout period in a 40-MHz system. After reset, the WDT is enabled and the timeout period is set to its maximum value.

The WDT can be configured to cause either an NMI interrupt or a system reset upon timeout. If the WDT is configured for NMI, the NMIFLAG in the WDTCON register is set when the NMI is generated. The NMI interrupt service routine (ISR) should examine this flag to determine if the interrupt was generated by the WDT or by an external source. If the NMIFLAG is set, the ISR should clear the flag by writing the correct keyed sequence to the WDTCON register. If the NMIFLAG is set when a second WDT timeout occurs, a WDT system reset is generated rather than a second NMI event.

When the processor takes a WDT reset, either due to a single WDT event with the WDT configured to generate resets or due to a WDT event with the NMIFLAG set, the RSTFLAG in the WDTCON register is set. This allows system initialization code to differentiate between a hardware reset and a WDT reset and take appropriate action. The RSTFLAG is cleared when the WDTCON register is read or written. The processor does not resample external pins during a WDT reset. This means that the clocking, the reset configuration register, and any other features that are user-selectable during reset do not change when a WDT system reset occurs. All other activities are identical to those of a normal system reset.

**Note:** The Watchdog Timer (WDT) is active after reset.

# DIRECT MEMORY ACCESS (DMA)

Direct memory access (DMA) permits transfer of data between memory and peripherals without CPU involvement. The DMA unit in the Am186ES and Am188ES microcontrollers, shown in Figure 10, provides two high-speed DMA channels. Data transfers can occur between memory and I/O spaces (e.g., memory to I/O) or within the same space (e.g., memory to memory or I/O to I/O). The DMA channels can be directly connected to the asynchronous serial ports.

Either bytes or words can be transferred to or from even or odd addresses on the Am186ES microcontroller. However, the Am186ES microcontroller does not support word DMA transfers to or from memory configured for 8-bit accesses. The Am188ES microcontroller does not support word transfers. Only two bus cycles (a minimum of eight clocks) are necessary for each data transfer.

Each channel accepts a DMA request from one of four sources: the channel request pin (DRQ1–DRQ0), Timer 2, a serial port, or the system software. The channels can be programmed with different priorities in the event of a simultaneous DMA request or if there is a need to interrupt transfers on the other channel.


# **DMA Operation**

Each channel has six registers in the peripheral control block that define specific channel operations. The DMA registers consist of a 20-bit source address (two registers), a 20-bit destination address (two registers), a 16bit transfer count register, and a 16-bit control register.

The DMA transfer count register (DTC) specifies the number of DMA transfers to be performed. Up to 64K of byte or word transfers can be performed with automatic termination. The DMA control registers define the channel operation. All registers can be modified during any DMA activity. Any changes made to the DMA registers are reflected immediately in DMA operation.

	Maximum DMA Transfer Rate (Mbytes)				
Type of Synchronization Selected	40 MHz	33 MHz	25 MHz	20 MHz	
Unsynchronized	10	8.25	6.25	5	
Source Synch	10	8.25	6.25	5	
Destination Synch (CPU needs bus)	6.6	5.5	4.16	3.3	
Destination Synch (CPU does not need bus)	8	6.6	5	4	

# Table 8. Am186ES Microcontroller Maximum DMA Transfer Rates



# **DMA Channel Control Registers**

Each DMA control register determines the mode of operation for the particular DMA channel. The DMA control registers specify the following:

- The mode of synchronization
- Whether bytes or words are transferred
- Whether an interrupt is generated after the last transfer
- Whether the DRQ pins are configured as INT pins
- Whether DMA activity ceases after a programmed number of DMA cycles
- The relative priority of the DMA channel with respect to the other DMA channel
- Whether the source address is incremented, decremented, or maintained constant after each transfer
- Whether the source address addresses memory or I/O space
- Whether the destination address is incremented, decremented, or maintained constant after transfers
- Whether the destination address addresses memory or I/O space

# DMA Priority

The DMA channels can be programmed so that one channel is always given priority over the other, or they can be programmed to alternate cycles when both have DMA requests pending. DMA cycles always have priority over internal CPU cycles except between locked memory accesses or word accesses to odd memory locations. However, an external bus hold takes priority over an internal DMA cycle.


Because an interrupt request cannot suspend a DMA operation and the CPU cannot access memory during a DMA cycle, interrupt latency time suffers during sequences of continuous DMA cycles. An NMI request, however, causes all internal DMA activity to halt. This allows the CPU to respond quickly to the NMI request.

### PULSE WIDTH DEMODULATION

For many applications, such as bar-code reading, it is necessary to measure the width of a signal in both its High and Low phases. The Am186ES and Am188ES microcontrollers provide a pulse-width demodulation (PWD) option to fulfill this need. The PWD bit in the system configuration register (SYSCON) enables the PWD option. Please note that the Am186ES and Am188ES microcontrollers do not support analog-todigital conversion.

In PWD mode, TMRIN0, TMRIN1, INT2, and INT4 are configured internal to the microcontroller to support the detection of rising and falling edges on the PWD input pin (INT2/INTA0/PWD) and to enable either timer 0 when the signal is High or timer 1 when the signal is Low. The INT4, TMRIN0, and TMRIN1 pins are not used in PWD mode and so are available for use as PIOs.

The following diagram shows the behavior of a system for a typical waveform.



The interrupt service routine (ISR) for the INT2 and INT4 interrupts should examine the current count of the associated timer, timer 1 for INT2 and timer 0 for INT4, in order to determine the pulse width. The ISR should then reset the timer count register in preparation for the next pulse.

Since the timers count at one quarter of the processor clock rate, this determines the maximum resolution that can be obtained. Further, in applications where the pulse width may be short, it may be necessary to poll the INT2 and INT4 request bits in the interrupt request register in order to avoid the overhead involved in taking and returning from an interrupt. Overflow conditions, where the pulse width is greater than the maximum count of the timer, can be detected by monitoring the Maximum Count (MC) bit in the associated timer or by setting the INT bit to enable timer interrupt requests.

# **ASYNCHRONOUS SERIAL PORTS**

The Am186ES and Am188ES microcontrollers provide two independent asynchronous serial ports. These ports provide full-duplex, bidirectional data transfer using several industry-standard communications protocols. The serial ports can be used as sources or destinations of DMA transfers.

The asynchronous serial ports support the following features:

- Full-duplex operation
- 7-bit, 8-bit, or 9-bit data transfers
- Odd, even, or no parity
- One stop bit
- Two lengths of break characters
- Error detection
  - Parity errors
  - Framing errors
  - Overrun errors
- Hardware handshaking with the following selectable control signals:
  - Clear-to-send (CTS)
  - Enable-receiver-request (ENRX)
  - Ready-to-send (RTS)
- DMA to and from the serial ports
- Separate maskable interrupts for each port
- Multidrop protocol (9-bit) support
- Independent baud rate generators
- Maximum baud rate of 1/16th of the CPU clock
- Double-buffered transmit and receive

#### **DMA Transfers through the Serial Port**

The Am186ES and Am188ES microcontrollers support DMA transfers both to and from the serial port. Either or both DMA channels and either or both serial ports can be used for DMA transmits or receives. See the DMA Control register descriptions in the *Am186ES and Am188ES Microcontrollers User's Manual* for more information.

# **PROGRAMMABLE I/O (PIO) PINS**

There are 32 pins on the Am186ES and Am188ES microcontrollers that are available as user-programmable I/O signals. Table 2 on page 34 and Table 3 on page 34 list the PIO pins. Each of these pins can be used as a user-programmable input or output signal if the normal shared function is not needed.

If a pin is enabled to function as a PIO signal, the preassigned signal function is disabled and does not affect the level on the pin. A PIO signal can be configured to operate as an input or output with or without a weak pullup or pulldown, or as an open-drain output.


After power-on reset, the PIO pins default to various configurations. The column titled *Power-On Reset Status* in Table 2 on page 34 and Table 3 on page 34 lists

the defaults for the PIOs. The system initialization code must reconfigure the PIOs as required.

The A19–A17 address pins default to normal operation on power-on reset, allowing the processor to correctly begin fetching instructions at the boot address FFFF0h. The DT/ $\overline{R}$ , DEN, and SRDY pins also default to normal operation on power-on reset.

Note that emulators use A19, A18, A17, S6, and  $\overline{UZI}$ . In environments where an emulator is needed, these pins must be configured for normal function—not as PIOs.

If the AD15–AD0 bus override is enabled on power-on reset, then S6/CLKDIV2 and UZI revert to normal operation instead of PIO input with pullup. If  $\overline{BHE}/\overline{ADEN}$  (186) or  $\overline{RFSH2}/\overline{ADEN}$  (188) is held Low during poweron reset, the AD15–AD0 bus override is enabled.



读 子 <sup>法</sup> <sup>编</sup> C m. C m.

52

#### **ABSOLUTE MAXIMUM RATINGS**

#### Storage temperature

Am186ES/Am188ES	–65°C to +125°C
Am186ESLV/Am188ESLV	–65°C to +125°C

#### Voltage on any pin with respect to ground

Am186/188ES.....-0.5 V to V<sub>cc</sub> +0.5 V Am186/188ESLV .....-0.5 V to V<sub>cc</sub> +0.5 V

**Note:** Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## **OPERATING RANGES**

Operating Ranges define those limits between which

the functionality of the device is guaranteed.

#### Am186ES/Am188ES Microcontrollers

Commercial (T <sub>C</sub> )	0°C to +100°C
Industrial* (T <sub>A</sub> )	–40°C to +85°C
V <sub>CC</sub> up to 33 MHz	5 V ± 10%
V <sub>CC</sub> greater than 33 MHz	5 V ± 5%

#### Am186ESLV/Am188ESLV Microcontrollers

Commercial (T <sub>A</sub> )	0°C to +70°C
V <sub>CC</sub> up to 25 MHz	3.3 V ± 0.3 V

Where:  $T_C$  = case temperature  $T_A$  = ambient temperature

\*Industrial versions of Am186ES and Am188ES microcontrollers are available in 20 and 25 MHz operating frequencies only.

			Prelir		
Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V <sub>IL</sub>	Input Low Voltage (Except X1)		-0.5	0.8	V
V <sub>IL1</sub>	Clock Input Low Voltage (X1)	7. 4	-0.5	0.8	V
V <sub>IH</sub>	Input High Voltage (Except RES and X1)	4 P	2.0	V <sub>CC</sub> +0.5	V
V <sub>IH1</sub>	Input High Voltage (RES)		2.4	V <sub>CC</sub> +0.5	V
V <sub>IH2</sub>	Clock Input High Voltage (X1)	CO.	V <sub>CC</sub> –0.8	V <sub>CC</sub> +0.5	V
	Output Low Voltage				
V <sub>OL</sub>	Am186ES and Am188ES	I <sub>OL</sub> = 2.5 mA (ᢒ2–ᢒ0) I <sub>OL</sub> = 2.0 mA (others)		0.45	V
	Am186ESLV and Am188ESLV	I <sub>OL</sub> = 1.5 mA (S2−S0) I <sub>OL</sub> = 1.0 mA (others)		0.45	V
	Output High Voltage <sup>(a)</sup>				
N.	Am186ES and Am188ES	I <sub>OH</sub> = –2.4 mA @ 2.4 V	2.4	V <sub>CC</sub> +0.5	V
V <sub>OH</sub>		I <sub>OH</sub> = –200 μA @ <i>V<sub>CC</sub></i> –0.5	V <sub>CC</sub> -0.5	V <sub>CC</sub>	V
	Am186ESLV and Am188ESLV	I <sub>OH</sub> = –200 μA @ <i>V<sub>CC</sub></i> –0.5	V <sub>CC</sub> -0.5	V <sub>CC</sub>	V
	Power Supply Current @ 0°C				
I <sub>CC</sub>	Am186ES and Am188ES	$V_{CC} = 5.5 V^{(b)}$		5.9	mA/MHz
	Am186ESLV and Am188ESLV	$V_{CC} = 3.6 V^{(b)}$		2.75	mA/MHz
I <sub>LI</sub>	Input Leakage Current @ 0.5 MHz	0.45 V≤V <sub>IN</sub> ≤ <i>V<sub>CC</sub></i>		±10	μΑ
I <sub>LO</sub>	Output Leakage Current @ 0.5 MHz	0.45 V≤V <sub>OUT</sub> ≤ <i>V<sub>CC</sub></i> <sup>(c)</sup>		±10	μA
V <sub>CLO</sub>	Clock Output Low	I <sub>CLO</sub> = 4.0 mA		0.45	V
V <sub>CHO</sub>	Clock Output High	I <sub>CHO</sub> = –500 μA	V <sub>CC</sub> -0.5		V

# DC CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES

Notes:

a The  $\overline{LCS/ONCE0}$ ,  $\overline{MCS3}$ – $\overline{MCS0}$ ,  $\overline{UCS/ONCE1}$ , and  $\overline{RD}$  pins have weak internal pullup resistors. Loading the  $\overline{LCS/ONCE0}$  and  $\overline{UCS/ONCE1}$  pins in excess of  $I_{OH} = -200 \,\mu$ A during reset can cause the device to go into ONCE mode.

b Current is measured with the device in RESET with X1 and X2 driven and all other non-power pins open but held High or Low.

*c* Testing is performed with the pins floating, either during HOLD or by invoking the ONCE mode.

d Power supply current for the Am186ESLV and Am188ESLV microcontrollers, which are available in 20 and 25 MHz operating frequencies only.

#### Capacitance

			Preliminary		
Symbol	Parameter Description	Test Conditions	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	@ 1 MHz		10	pF
C <sub>IO</sub>	Output or I/O Capacitance	@ 1 MHz		20	pF

Note:

Capacitance limits are guaranteed by characterization.

# **Power Supply Current**

For the following typical system specification shown in Figure 11,  $I_{CC}$  has been measured at 4.0 mA per MHz of system clock. For the following typical system specification shown in Figure 12,  $I_{CC}$  has been measured at 5.9 mA per MHz of system clock. The typical system is measured while the system is executing code in a typical application with maximum voltage and maximum case temperature. Actual power supply current is dependent on system design and may be greater or less than the typical  $I_{CC}$  figure presented here.

Typical current in Figure 11 is given by:  $I_{CC} = 4.0 \text{ mA} \cdot \text{freq(MHz)}$ 

Typical current in Figure 12 is given by:  $I_{CC} = 5.9 \text{ mA} \cdot \text{freq(MHz)}$ 


Please note that dynamic  $I_{CC}$  measurements are dependent upon chip activity, operating frequency, output buffer logic, and capacitive/resistive loading of the outputs. For these  $I_{CC}$  measurements, the devices were set to the following modes:


- No DC loads on the output buffers
- Output capacitive load set to 35 pF
- AD bus set to data only
- PIOs are disabled
- Timer, serial port, refresh, and DMA are enabled

Table 9 shows the variables that are used to calculate the typical power consumption value for each version of the Am186ESLV and Am188ESLV microcontrollers.

#### Table 9. Typical Power Consumption Calculation for the Am186ESLV and Am188ESLV

MHz · I	Typical Power		
MHz	Typical I <sub>CC</sub>	Volts	in Watts
20	4.0	3.6	0.288
25	0.360		
	100		•








Figure 12. Typical I<sub>cc</sub> Versus Frequency for Am186ES and Am188ES


# THERMAL CHARACTERISTICS

### TQFP Package

The Am186ES and Am188ES microcontrollers are specified for operation with case temperature ranges from  $0^{\circ}$ C to +100°C for a commercial device. Case temperature is measured at the top center of the package as shown in Figure 13. The various temperatures and thermal resistances can be determined using the equations in Figure 14 with information given in Table 10.

 $\theta_{JA}$  is the total thermal resistance.  $\theta_{JA}$  is the sum of  $\theta_{JC}$ , the internal thermal resistance of the assembly, and  $\theta_{CA}$ , the case to ambient thermal resistance.

The variable P is power in watts. Typical power supply current ( $I_{CC}$ ) is TBD mA per MHz of clock frequency.







$$\theta_{JA} = \theta_{JC} + \theta_{CA}$$

$$P = I_{CC} \cdot \text{freq (MHz)} \cdot V_{CC}$$

$$T_{J} = T_{C} + (P \cdot \theta_{JC})$$

$$T_{J} = T_{A} + (P \cdot \theta_{JA})$$

$$T_{C} = T_{J} - (P \cdot \theta_{JC})$$

$$T_{C} = T_{A} + (P \cdot \theta_{CA})$$

$$T_{A} = T_{C} - (P \cdot \theta_{CA})$$



	Airflow (Linear Feet								
Package/Board	per Minute)	$\theta_{JA}$	θJC	$\theta_{CA}$					
PQFP/2-Layer	0 fpm	45	7	38					
	200 fpm	39	7	32					
	400 fpm	35	7	28					
	600 fpm	33	7	26					
TQFP/2-Layer	0 fpm	56	10	46					
	200 fpm	46	10	36					
	400 fpm	40	10	30					
	600 fpm	38	10	28					
PQFP/4-Layer	0 fpm	23	5	18					
to 6-Layer	200 fpm	21	5	16					
	400 fpm	19	5	14					
	600 fpm	17	5	12					
TQFP/4-Layer	0 fpm	30	6	24					
to 6-Layer	200 fpm	28	6	22					
	400 fpm	26	6	20					
	600 fpm	24	6	18					

#### Table 10. Thermal Characteristics (°C/Watt)

# **Typical Ambient Temperatures**

The typical ambient temperature specifications are based on the following assumptions and calculations:

The commercial operating range of the Am186ES and Am188ES microcontrollers is a case temperature  $T_C$  of 0 to 100 degrees Centigrade.  $T_C$  is measured at the top center of the package. An increase in the ambient temperature causes a proportional increase in  $T_C$ .

The 40-MHz microcontroller is specified as 5.0 V plus or minus 5%. Therefore, 5.25 V is used for calculating typical power consumption on the 40-MHz microcontroller.

Microcontrollers up to 33 MHz are specified as 5.0 V plus or minus 10%. Therefore, 5.5 V is used for calculating typical power consumption up to 33 MHz.

Typical power supply current ( $I_{CC}$ ) in normal usage is estimated at 5.9 mA per MHz of microcontroller clock rate.

Typical power consumption (watts) = (5.9 mA/MHz) times microcontroller clock rate times voltage divided by 1000.

Table 11 shows the variables that are used to calculate the typical power consumption value for each version of the Am186ES and Am188ES microcontrollers.

Table 11.	<b>Typical Power Consumption</b>
	Calculation

P = MHz · I <sub>CC</sub> · Volts / 1000 Typical Watts					
MHz	Typical I <sub>CC</sub>	Volts			
40	5.9	5.25	1.239		
33	5.9	5.5	1.07085		
25	5.9	5.5	0.81125		
20	5.9	5.5	0.649		

Thermal resistance is a measure of the ability of a package to remove heat from a semiconductor device. A safe operating range for the device can be calculated using the formulas from Figure 14 and the variables in Table 10.

By using the maximum case rating  $T_C$ , the typical power consumption value from Table 11, and  $\theta_{JC}$  from Table 10, the junction temperature  $T_J$  can be calculated by using the following formula from Figure 14.

 $\mathsf{T}_{\mathsf{J}} = \mathsf{T}_{\mathsf{C}} + (\mathsf{P} \cdot \theta_{\mathsf{JC}})$ 

Table 12 shows  $T_{\rm J}$  values for the various versions of the Am186ES and Am188ES microcontrollers. The

column titled *Speed/Pkg/Board* in Table 12 indicates the clock speed in MHz, the type of package (P for PQFP and T for TQFP), and the type of board (2 for 2layer and 4-6 for 4-layer to 6-layer).

Table 12. Jun	oction Temperature	Calculation
---------------	--------------------	-------------

Speed/ Pkg/		$T_J = T_{C+} (P \cdot \theta_{JC})$				
Board	ТJ	Τ <sub>C</sub> Ρ θ <sub>JC</sub>				
40/P2	108.673	100	1.239	7		
40/T2	112.39	100	1.239	10		
40/P4-6	106.195	100	1.239	5		
40/T4-6	107.434	100	1.239	6		
33/P2	107.49595	100	1.07085	7		
33/T2	110.7085	100	1.07085	10		
33/P4-6	105.35425	100	1.07085	5		
33/T4-6	106.4251	100	1.07085	6		
25/P2	105.67875	100	0.81125	7		
25/T2	108.1125	100	0.81125	10		
25/P4-6	104.05625	100	0.81125	5		
25/T4-6	104.8675	100	0.81125	6		
20/P2	104.54 <mark>3</mark>	100	0.649	7		
20/T2	106.49	100	0.649	10		
20/P4-6	103.245	100	0.649	5		
20/T4-6	103.894	100	0.649	6		

By using  $T_J$  from Table 12, the typical power consumption value from Table 11, and a  $\theta_{JA}$  value from Table 10, the typical ambient temperature  $T_A$  can be calculated using the following formula from Figure 14:

$$\mathsf{T}_{\mathsf{A}} = \mathsf{T}_{\mathsf{J}} - (\mathsf{P} \cdot \theta_{\mathsf{J}}\mathsf{A})$$

For example,  $T_A$  for a 40-MHz PQFP design with a 2layer board and 0 fpm airflow is calculated as follows:

 $\begin{array}{l} {T_A} = 108.673 - (1.239 \cdot 45) \\ {T_A} = 52.918 \end{array}$ 

In this calculation,  $T_J$  comes from Table 12, P comes from Table 11, and  $\theta_{JA}$  comes from Table 10. See Table 13.

 $T_A$  for a 33-MHz TQFP design with a 4-layer to 6-layer board and 200 fpm airflow is calculated as follows:

 $T_A = 106.4251 - (1.07085 \cdot 28)$  $T_A = 76.4413$ 

See Table 16 for the result of this calculation.

Table 13 through Table 16 and Figure 15 through Figure 18 show T<sub>A</sub> based on the preceding assumptions and calculations for a range of  $\theta_{JA}$  values with airflow from 0 linear feet per minute to 600 linear feet per minute.

Table 13 shows typical maximum ambient temperatures in degrees Centigrade for a PQFP package used on a 2layer board. The typical ambient temperatures are based on a 100-degree Centigrade maximum case temperature. Figure 15 graphically illustrates the typical temperatures in Table 13.

Table 13. Typical Ambient Temperatures for PQFP with a 2-Layer Board							
			Linear Feet per	Minute Airflow			
Microcontroller Speed	Typical Power (Watts)	0 fpm	200 fpm	400 fpm	600 fpm		
40 MHz	1.239	52.918	60.352	65.308	67.786		
33 MHz	1.07085	59.3077	65.7328	70.0162	72.1579		
25 MHz	0.81125	69.1725	74.04	77.285	78.9075		
20 MHz	0.649	75.338	79.232	81.828	83.126		




Airflow (Linear Feet Per Minute)

Figure 15. Typical Ambient Temperatures for PQFP with a 2-Layer Board

Table 14 shows typical maximum ambient temperatures in degrees Centigrade for a TQFP package used on a 2layer board. The typical ambient temperatures are based on a 100-degree Centigrade maximum case temperature. Figure 16 graphically illustrates the typical temperatures in Table 14.

Table 14. Typical Ambient Temperatures for TQFP with a 2-Layer Board							
			Linear Feet per	r Minute Airflow			
Microcontroller Speed	Typical Power (Watts)	0 fpm	200 fpm	400 fpm	600 fpm		
40 MHz	1.239	43.006	55.396	62.83	65.308		
33 MHz	1.07085	50.7409	61.4494	67.8745	70.0162		
25 MHz	0.81125	62.6825	70.795	75.6625	77.285		
20 MHz	0.649	70.146	76.636	80.53	81.828		



Airflow (Linear Feet Per Minute)

Figure 16. Typical Ambient Temperatures for TQFP with a 2-Layer Board

發

Table 15 shows typical maximum ambient temperatures in degrees Centigrade for a PQFP package used on a 4layer to 6-layer board. The typical ambient temperatures are based on a 100-degree Centigrade maximum case temperature. Figure 17 graphically illustrates the typical temperatures in Table 15.

Table 15.	Typical Ambient	Temperatures for PQFP w	ith a 4-Layer to 6-Layer Board
-----------	-----------------	-------------------------	--------------------------------

			Linear Feet per	Minute Airflow	
Microcontroller Speed	Typical Power (Watts)	0 fpm	200 fpm	400 fpm	600 fpm
40 MHz	1.239	77.698	80.176	82.654	85.132
33 MHz	1.07085	80.7247	82.8664	85.0081	87.1498
25 MHz	0.81125	85.3975	87.02	88.6425	90.265
20 MHz	0.649	88.318	89.616	90.914	92.212




Figure 17. Typical Ambient Temperatures for PQFP with a 4-Layer to 6-Layer Board

Table 16 shows typical maximum ambient temperatures in degrees Centigrade for a TQFP package used on a 4layer to 6-layer board. The typical ambient temperatures are based on a 100-degree Centigrade maximum case temperature. Figure 18 graphically illustrates the typical temperatures in Table 16.

Table 16.	Typical Ambient Temperatures for TQFP with a 4-Layer to 6-Layer Board
-----------	---

			Linear Feet per	Minute Airflow	
Microcontroller Speed	Typical Power (Watts)	0 fpm	200 fpm	400 fpm	600 fpm
40 MHz	1.239	70.264	72.742	75.22	77.698
33 MHz	1.07085	74.2996	76.4413	78.583	80.7247
25 MHz	0.81125	80.53	82.1525	83.775	85.3975
20 MHz	0.649	84.424	85.722	87.02	88.318



Figure 18. Typical Ambient Temperatures for TQFP with a 4-Layer to 6-Layer Board


## **COMMERCIAL SWITCHING CHARACTERISTICS AND WAVEFORMS**

In the switching waveforms that follow, several abbreviations are used to indicate the specific periods of a bus cycle. These periods are referred to as time states. A typical bus cycle is composed of four consecutive time states:  $t_1$ ,  $t_2$ ,  $t_3$ , and  $t_4$ . Wait states, which represent multiple  $t_3$  states, are referred to as  $t_w$ 

states. When no bus cycle is pending, an idle  $\left(t_{i}\right)$  state occurs.

In the switching parameter descriptions, the *multiplexed* address is referred to as the AD address bus; the *demultiplexed* address is referred to as the A address bus.

#### Key to Switching Waveforms



# Alphabetical Key to Switching Parameter Symbols

Parameter Symbol	No.	Description	
t <sub>ARYCH</sub>	49	ARDY Resolution Transition Setup Time	
tARYCHL	51	ARDY Inactive Holding Time	
tARYHDSH	95	ARDY High to DS High	
t <sub>ARYHDV</sub>	89	ARDY Assert to Data Valid	
t <sub>ARYLCL</sub>	52	ARDY Setup Time	
t <sub>ARYLDSH</sub>	96	ARDY Low to DS High	
t <sub>AVBL</sub>	87	A Address Valid to WHB, WLB Low	
t <sub>AVCH</sub>	14	AD Address Valid to Clock High	
t <sub>AVLL</sub>	12	AD Address Valid to ALE Low	
t <sub>AVRL</sub>	66	A Address Valid to RD Low	
t <sub>AVWL</sub>	65	A Address Valid to WR Low	
t <sub>AZRL</sub>	24	AD Address Float to RD Active	
t <sub>CH1CH2</sub>	45	CLKOUTA Rise Time	
t <sub>CHAV</sub>	68	CLKOUTA High to A Address Valid	
t <sub>СНСК</sub>	38	X1 High Time	
t <sub>CHCL</sub>	44	CLKOUTA High Time	
t <sub>CHCSV</sub>	67	CLKOUTA High to LCS/UCS Valid	
t <sub>CHCSX</sub>	18	MCS/PCS Inactive Delay	
t <sub>CHCTV</sub>	22	Control Active Delay 2	
t <sub>CHCV</sub>	64	Command Lines Valid Delay (after Float)	
t <sub>CHCZ</sub>	63	Command Lines Float Delay	
t <sub>CHDX</sub>	8	Status Hold Time	
<sup>t</sup> CHLH	9	ALE Active Delay	
t <sub>CHLL</sub>	11	ALE Inactive Delay	
t <sub>CHRFD</sub>	79	CLKOUTA High to RFSH Valid	
t <sub>CHSV</sub>	3	Status Active Delay	
t <sub>CICOA</sub>	69	X1 to CLKOUTA Skew	
t <sub>CICOB</sub>	70	X1 to CLKOUTB Skew	
<sup>t</sup> CKHL	39	X1 Fall Time	
t <sub>CKIN</sub>	36	X1 Period	
t <sub>CKLH</sub>	40	X1 Rise Time	
t <sub>CL2CL1</sub>	46	CLKOUTA Fall Time	
t <sub>CLARX</sub>	50	ARDY Active Hold Time	
t <sub>CLAV</sub>	5	AD Address Valid Delay	
t <sub>CLAX</sub>	6	Address Hold	
t <sub>CLAZ</sub>	15	AD Address Float Delay	
t <sub>CLCH</sub>	43	CLKOUTA Low Time	
t <sub>CLCK</sub> 37 X1 Low Time			
t <sub>CLCL</sub>	42	CLKOUTA Period	
t <sub>CLCLX</sub>	80	LCS Inactive Delay	
t <sub>CLCSL</sub>	81	LCS Active Delay	

# Alphabetical Key to Switching Parameter Symbols (continued)

Parameter Symbol	No.	Description			
t <sub>CLCSV</sub>	16	MCS/PCS Active Delay			
t <sub>CLDOX</sub>	30 D	Data Hold Time			
t <sub>CLDV</sub>	7	Data Valid Delay			
t <sub>CLDX</sub>	2	Data in Hold			
t <sub>CLHAV</sub>	62	HLDA Valid Delay			
t <sub>CLRF</sub>	82	CLKOUTA High to RFSH Invalid			
t <sub>CLRH</sub>	27	RD Inactive Delay			
t <sub>CLRL</sub>	25	RD Active Delay			
t <sub>CLSH</sub>	4	Status Inactive Delay			
t <sub>CLSRY</sub>	48	SRDY Transition Hold Time			
t <sub>CLTMV</sub>	55	Timer Output Delay			
t <sub>COAOB</sub>	83	CLKOUTA to CLKOUTB Skew			
t <sub>CSHARYL</sub>	88	Chip Select to ARDY Low			
t <sub>CVCTV</sub>	20	Control Active Delay 1			
t <sub>CVCTX</sub>	31	Control Inactive Delay			
t <sub>CVDEX</sub>	21	DEN Inactive Delay			
tcxcsx	17	MCS/PCS Hold from Command Inactive			
t <sub>DSHDIR</sub>	92	DS High to Data Invalid—Read			
t <sub>DSHDIW</sub>	98	DS High to Data Invalid—Write			
t <sub>DSHDX</sub>	93	DS High to Data Bus Turn-off Time			
t <sub>DSHLH</sub>	41	DS Inactive to ALE Inactive			
t <sub>DSLDD</sub>	90	DS Low to Data Driven			
t <sub>DSLDV</sub>	91	DS Low to Data Valid			
t <sub>DVCL</sub>	1	Data in Setup			
t <sub>DVDSL</sub>	97	Data Valid to DS Low			
t <sub>DXDL</sub>	19	DEN Inactive to DT/R Low			
t <sub>HVCL</sub>	58	HOLD Setup			
t <sub>INVCH</sub>	53	Peripheral Setup Time			
t <sub>INVCL</sub>	54	DRQ Setup Time			
t <sub>LCRF</sub>	86	LCS Inactive to RFSH Active Delay			
t <sub>LHAV</sub>	23	ALE High to Address Valid			
t <sub>LHLL</sub>	10	ALE Width			
t <sub>LLAX</sub>	13	AD Address Hold from ALE Inactive			
t <sub>LOCK</sub>	61	Maximum PLL Lock Time			
t <sub>LRLL</sub>	84	LCS Precharge Pulse Width			
t <sub>RESIN</sub>	57	RES Setup Time			
t <sub>RFCY</sub>	85	RFSH Cycle Time			
t <sub>RHAV</sub>	29	RD Inactive to AD Address Active			
t <sub>RHDX</sub>	59	RD High to Data Hold on AD Bus			
t <sub>RHDZ</sub>	94	RD High to Data Bus Turn-off Time			
t <sub>RHLH</sub>	28	RD Inactive to ALE High			

## Alphabetical Key to Switching Parameter Symbols (continued)

Parameter Symbol	No.	Description			
t <sub>RLRH</sub>	26	RD Pulse Width			
t <sub>SRYCL</sub>	47	SRDY Transition Setup Time			
t <sub>WHDEX</sub>	35	WR Inactive to DEN Inactive			
t <sub>WHDX</sub>	34	Data Hold after WR			
t <sub>WHLH</sub>	33	WR Inactive to ALE High			
t <sub>WLWH</sub>	32	WR Pulse Width			

Note:

The following parameters are not defined or used as this time: 56, 60, 71–78.



# Numerical Key to Switching Parameter Symbols

No.	Parameter Symbol	Description
1	t <sub>DVCL</sub>	Data in Setup
2	t <sub>CLDX</sub>	Data in Hold
3	t <sub>CHSV</sub>	Status Active Delay
4	t <sub>CLSH</sub>	Status Inactive Delay
5	t <sub>CLAV</sub>	AD Address Valid Delay
6	t <sub>CLAX</sub>	Address Hold
7	t <sub>CLDV</sub>	Data Valid Delay
8	t <sub>CHDX</sub>	Status Hold Time
9	t <sub>CHLH</sub>	ALE Active Delay
10	t <sub>LHLL</sub>	ALE Width
11	t <sub>CHLL</sub>	ALE Inactive Delay
12	t <sub>AVLL</sub>	AD Address Valid to ALE Low
13	t <sub>LLAX</sub>	AD Address Hold from ALE Inactive
14	t <sub>AVCH</sub>	AD Address Valid to Clock High
15	t <sub>CLAZ</sub>	AD Address Float Delay
16	t <sub>CLCSV</sub>	MCS/PCS Active Delay
17	tcxcsx	MCS/PCS Hold from Command Inactive
18	t <sub>CHCSX</sub>	MCS/PCS Inactive Delay
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low
20	t <sub>CVCTV</sub>	Control Active Delay 1
21	t <sub>CVDEX</sub>	DEN Inactive Delay
22	t <sub>CHCTV</sub>	Control Active Delay 2
23	t <sub>LHAV</sub>	ALE High to Address Valid
24	t <sub>AZRL</sub>	AD Address Float to RD Active
25	<sup>t</sup> CLRL	RD Active Delay
26	t <sub>RLRH</sub>	RD Pulse Width
27	t <sub>CLRH</sub>	RD Inactive Delay
28	t <sub>RHLH</sub>	RD Inactive to ALE High
29	t <sub>RHAV</sub>	RD Inactive to AD Address Active
30	t <sub>CLDOX</sub>	Data Hold Time
31	t <sub>CVCTX</sub>	Control Inactive Delay
32	t <sub>WLWH</sub>	WR Pulse Width
33	t <sub>WHLH</sub>	WR Inactive to ALE High
34	t <sub>WHDX</sub>	Data Hold after WR
35	t <sub>WHDEX</sub>	WR Inactive to DEN Inactive
36	t <sub>CKIN</sub>	X1 Period
37	t <sub>CLCK</sub>	X1 Low Time
38	t <sub>СНСК</sub>	X1 High Time
39	t <sub>CKHL</sub>	X1 Fall Time
40	t <sub>CKLH</sub>	X1 Rise Time
41	t <sub>DSHLH</sub>	DS Inactive to ALE Inactive
42	t <sub>CLCL</sub>	CLKOUTA Period

# Numerical Key to Switching Parameter Symbols (continued)

No.	Parameter Symbol	Description
43	t <sub>CLCH</sub>	CLKOUTA Low Time
44	t <sub>CHCL</sub>	CLKOUTA High Time
45	t <sub>CH1CH2</sub>	CLKOUTA Rise Time
46	t <sub>CL2CL1</sub>	CLKOUTA Fall Time
47	t <sub>SRYCL</sub>	SRDY Transition Setup Time
48	t <sub>CLSRY</sub>	SRDY Transition Hold Time
49	t <sub>ARYCH</sub>	ARDY Resolution Transition Setup Time
50	t <sub>CLARX</sub>	ARDY Active Hold Time
51	t <sub>ARYCHL</sub>	ARDY Inactive Holding Time
52	t <sub>ARYLCL</sub>	ARDY Setup Time
53	t <sub>INVCH</sub>	Peripheral Setup Time
54	t <sub>INVCL</sub>	DRQ Setup Time
55	t <sub>CLTMV</sub>	Timer Output Delay
57	t <sub>RESIN</sub>	RES Setup Time
58	t <sub>HVCL</sub>	HOLD Setup
59	t <sub>RHDX</sub>	RD High to Data Hold on AD Bus
61	t <sub>LOCK</sub>	Maximum PLL Lock Time
62	t <sub>CLHAV</sub>	HLDA Valid Delay
63	t <sub>CHCZ</sub>	Command Lines Float Delay
64	t <sub>CHCV</sub>	Command Lines Valid Delay (after Float)
65	t <sub>AVWL</sub>	A Address Valid to WR Low
66	t <sub>AVRL</sub>	A Address Valid to RD Low
67	t <sub>CHCSV</sub>	CLKOUTA High to LCS/UCS Valid
68	t <sub>CHAV</sub>	CLKOUTA High to A Address Valid
69	t <sub>CICOA</sub>	X1 to CLKOUTA Skew
70	t <sub>CICOB</sub>	X1 to CLKOUTB Skew
79	t <sub>CHRFD</sub>	CLKOUTA High to RFSH Valid
80	t <sub>CLCLX</sub>	LCS Inactive Delay
81	t <sub>CLCSL</sub>	LCS Active Delay
82	t <sub>CLRF</sub>	CLKOUTA High to RFSH Invalid
83	t <sub>COAOB</sub>	CLKOUTA to CLKOUTB Skew
84	t <sub>LRLL</sub>	LCS Precharge Pulse Width
85	t <sub>RFCY</sub>	RFSH Cycle Time
86	t <sub>LCRF</sub>	LCS Inactive to RFSH Active Delay
87	t <sub>AVBL</sub>	A Address Valid to WHB, WLB Low
88	t <sub>CSHARYL</sub>	Chip Select to ARDY Low
89	t <sub>ARYHDV</sub>	ARDY Assert to Data Valid
90	t <sub>DSLDD</sub>	DS Low to Data Driven
91	t <sub>DSLDV</sub>	DS Low to Data Valid
92	t <sub>DSHDIR</sub>	DS High to Data Invalid—Read
93	t <sub>DSHDX</sub>	DS High to Data Bus Turn-off Time

# Numerical Key to Switching Parameter Symbols (continued)

No.	Parameter Symbol	Description
94	t <sub>RHDZ</sub>	RD High to Data Bus Turn-off Time
95	t <sub>ARYHDSH</sub>	ARDY High to DS High
96	t <sub>ARYLDSH</sub>	ARDY Low to DS High
97	t <sub>DVDSL</sub>	Data Valid to DS Low
98	t <sub>DSHDIW</sub>	DS High to Data Invalid—Write

Note:

The following parameters are not defined or used as this time: 56, 60, 71–78.



# SWITCHING CHARACTERISTICS over Commercial operating ranges

# Read Cycle (20 MHz and 25 MHz)

				Preliminary			
		Parameter	20 MHz 25 MHz				
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gene	ral Timing	Requirements	i				
1	t <sub>DVCL</sub>	Data in Setup	10		10		ns
2	t <sub>CLDX</sub>	Data in Hold <sup>(c)</sup>	3		3		ns
Gene	ral Timing	Responses					
3	t <sub>CHSV</sub>	Status Active Delay	0	25	0	20	ns
4	t <sub>CLSH</sub>	Status Inactive Delay	0	25	0	20	ns
5	t <sub>CLAV</sub>	AD Address Valid Delay and BHE	0	25	0	20	ns
6	t <sub>CLAX</sub>	Address Hold	0	25	0	20	ns
8	t <sub>CHDX</sub>	Status Hold Time	0		0		ns
9	t <sub>CHLH</sub>	ALE Active Delay		25		20	ns
10	t <sub>LHLL</sub>	ALE Width	$t_{\text{CLCL}} - 10 = 40$		$t_{CLCL} - 10 = 30$		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		25		20	ns
12	t <sub>AVLL</sub>	AD Address Valid to ALE Low <sup>(a)</sup>	t <sub>CLCHL</sub> -2		t <sub>CLCH</sub> -2		ns
13	t <sub>LLAX</sub>	AD Address Hold from ALE Inactive <sup>(a)</sup>	t <sub>CHCL</sub> -2		t <sub>CHCL</sub> -2		ns
14	t <sub>AVCH</sub>	AD Address Valid to Clock High	0		Ó 📲		ns
15	t <sub>CLAZ</sub>	AD Address Float Delay	t <sub>CLAX</sub> =0	25	t <sub>CLAX</sub> =0	20	ns
16	t <sub>CLCSV</sub>	MCS/PCS Active Delay	0	25	🕵 🐨 🏉	20	ns
17	t <sub>CXCSX</sub>	MCS/PCS Hold from Command Inactive <sup>(a)</sup>	t <sub>CLCH</sub> -2	5	t <sub>CLCH</sub> -2		ns
18	t <sub>CHCSX</sub>	MCS/PCS Inactive Delay	0	25	0	20	ns
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low <sup>(a)</sup>	0		0		ns
20	t <sub>CVCTV</sub>	Control Active Delay 1 <sup>(b)</sup>	0	25	0	20	ns
21	t <sub>CVDEX</sub>	DEN Inactive Delay	0	12	0	12	ns
22	t <sub>CHCTV</sub>	Control Active Delay 2 <sup>(b)</sup>	0	25	0	20	ns
23	t <sub>LHAV</sub>	ALE High to Address Valid	20		15		ns
99	t <sub>PLAL</sub>	PCS Low to ALE Low	15	28	15	24	ns
Read		ing Responses					
24	t <sub>AZRL</sub>	AD Address Float to RD Active	0		0		ns
25	t <sub>CLRL</sub>	RD Active Delay	0	25	0	20	ns
26	t <sub>RLRH</sub>	RD Pulse Width	2t <sub>CLCL</sub> -15= 85		2t <sub>CLCL</sub> -15= 65		ns
27	t <sub>CLRH</sub>	RD Inactive Delay	0	25	0	20	ns
28	t <sub>RHLH</sub>	RD Inactive to ALE High <sup>(a)</sup>	t <sub>CLCH</sub> -3		t <sub>CLCH</sub> -3		ns
29	t <sub>RHAV</sub>	RD Inactive to AD Address Active <sup>(a)</sup>	t <sub>CLCL</sub> -10= 40		t <sub>CLCL</sub> -10= 30		ns
41	t <sub>DSHLH</sub>	DS Inactive to ALE High	t <sub>CLCH</sub> -2= 21		t <sub>CLCH</sub> -2= 16		
59	t <sub>RHDX</sub>	RD High to Data Hold on AD Bus <sup>(C)</sup>	0		0		ns
66	t <sub>AVRL</sub>	A Address Valid to RD Low <sup>(a)</sup>	t <sub>CLCL</sub> + t <sub>CHCL</sub> -3		t <sub>CLCL</sub> + t <sub>CHCL</sub> –3		ns
67	t <sub>CHCSV</sub>	CLKOUTA High to LCS/UCS Valid	0	25	0	20	ns
68	tCHAV	CLKOUTA High to A Address Valid	0	25	0	20	ns

#### Notes:

All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$ =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$ =2.4 V, except at X1 where  $V_{IH}$ = $V_{CC}$  – 0.5 V.

a Equal loading on referenced pins.

c If either spec 2 or spec 59 is met with respect to data hold time, the part will function correctly.

b This parameter applies to the DEN, DS, INTA1–INTA0, WR, WHB, and WLB signals.

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges

# Read Cycle (33 MHz and 40 MHz)

			Preliminary				
	Parameter		33 MHz		40 MHz		-
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gene	ral Timing	Requirements					
1	t <sub>DVCL</sub>	Data in Setup	8		5		ns
2	t <sub>CLDX</sub>	Data in Hold <sup>(c)</sup>	3		2		ns
Gene	ral Timing	Responses					
3	t <sub>CHSV</sub>	Status Active Delay	0	15	0	12	ns
4	t <sub>CLSH</sub>	Status Inactive Delay	0	15	0	12	ns
5	t <sub>CLAV</sub>	AD Address Valid Delay and BHE	0	15	0	12	ns
6	t <sub>CLAX</sub>	Address Hold	0	15	0	12	ns
8	t <sub>CHDX</sub>	Status Hold Time	0		0		ns
9	t <sub>CHLH</sub>	ALE Active Delay		15		12	ns
10	t <sub>LHLL</sub>	ALE Width	t <sub>CLCL</sub> -10=20		t <sub>CLCL</sub> -5=20		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		15		12	ns
12	t <sub>AVLL</sub>	AD Address Valid to ALE Low <sup>(a)</sup>	t <sub>CLCH</sub> -2		t <sub>CLCH</sub> -2		ns
13	t <sub>LLAX</sub>	AD Address Hold from ALE Inactive <sup>(a)</sup>	t <sub>CHCL</sub> -2		t <sub>CHCL</sub> -2		ns
14	t <sub>AVCH</sub>	AD Address Valid to Clock High	0		0		ns
15	t <sub>CLAZ</sub>	AD Address Float Delay	t <sub>CLAX</sub> =0	15	t <sub>CLAX</sub> =0	12	ns
16	t <sub>CLCSV</sub>	MCS/PCS Active Delay	0	15	0	12	ns
17	t <sub>cxcsx</sub>	MCS/PCS Hold from Command Inactive <sup>(a)</sup>	t <sub>CLCH</sub> -2	次符	t <sub>CLCH</sub> -2		ns
18	t <sub>CHCSX</sub>	MCS/PCS Inactive Delay	0	15	0	12	ns
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low <sup>(a)</sup>	0	C	0		ns
20	t <sub>CVCTV</sub>	Control Active Delay 1 <sup>(b)</sup>	0	15	0	12	ns
21	t <sub>CVDEX</sub>	DEN Inactive Delay	0	12	0	12	ns
22	t <sub>CHCTV</sub>	Control Active Delay 2 <sup>(b)</sup>	0	15	0	12	ns
23	t <sub>LHAV</sub>	ALE High to Address Valid	10		7.5		ns
99	t <sub>PLAL</sub>	PCS Low to ALE Low	12	20	10	18	ns
Read		ing Responses					
24	t <sub>AZRL</sub>	AD Address Float to RD Active	0		0		ns
25	t <sub>CLRL</sub>	RD Active Delay	0	15	0	10	ns
26	t <sub>RLRH</sub>	RD Pulse Width	2t <sub>CLCL</sub> -15=45		$2t_{CLCL} - 10 = 40$		ns
27	t <sub>CLRH</sub>	RD Inactive Delay	0	15	0	12	ns
28	t <sub>RHLH</sub>	RD Inactive to ALE High <sup>(a)</sup>	t <sub>CLCH</sub> -3		t <sub>CLCH</sub> -2		ns
29	t <sub>RHAV</sub>	RD Inactive to AD Address Active <sup>(a)</sup>	t <sub>CLCL</sub> -10=20		t <sub>CLCL</sub> -5=20		ns
41	t <sub>DSHLH</sub>	DS Inactive to ALE Inactive	t <sub>CLCH</sub> -2=11.5		t <sub>CLCH</sub> -2=9.25		
59	t <sub>RHDX</sub>	RD High to Data Hold on AD Bus <sup>(C)</sup>	0		0		ns
66	t <sub>AVRL</sub>	A Address Valid to RD Low <sup>(a)</sup>	t <sub>CLCL</sub> + t <sub>CHCL</sub> -3		<sup>t</sup> cLcL+ <sup>t</sup> CHCL <sup>—</sup> 1.125		ns
67	t <sub>CHCSV</sub>	CLKOUTA High to LCS/UCS Valid	0	15	0	10	ns
68	t <sub>CHAV</sub>	CLKOUTA High to A Address Valid	0	15	0	10	ns


#### Notes:

All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$  =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$  =2.4 V, except at X1 where  $V_{IH}$  = $V_{CC}$  = 0.5 V.

a Equal loading on referenced pins.

- b This parameter applies to the  $\overline{DEN}$ ,  $\overline{DS}$ ,  $\overline{INTA1}$ – $\overline{INTA0}$ ,  $\overline{WR}$ ,  $\overline{WHB}$ , and  $\overline{WLB}$  signals.
- c If either spec 2 or spec 59 is met with respect to data hold time, the part will function correctly.

## **Read Cycle Waveforms**



#### Notes:

- Am186ES microcontroller only
- \*\* Am188ES microcontroller only
- \*\*\* Changes in t phase preceding next bus cycle if followed by read, INTA, or halt.

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges Write Cycle (20 MHz and 25 MHz)

				Prelin	ninary		
	Parameter		20 MHz		25 MHz		
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gene	ral Timing	Responses	<u> </u>	1			
3	t <sub>CHSV</sub>	Status Active Delay	0	25	0	20	ns
4	t <sub>CLSH</sub>	Status Inactive Delay	0	25	0	20	ns
5	t <sub>CLAV</sub>	AD Address Valid Delay and BHE	0	25	0	20	ns
6	t <sub>CLAX</sub>	Address Hold	0	25	0	20	ns
7	t <sub>CLDV</sub>	Data Valid Delay	0	15	0	20	ns
8	t <sub>CHDX</sub>	Status Hold Time	0		0		ns
9	t <sub>CHLH</sub>	ALE Active Delay		25		20	ns
10	t <sub>LHLL</sub>	ALE Width	t <sub>CLCL</sub> -10=40		t <sub>CLCL</sub> -10=30		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		25		20	ns
12	t <sub>AVLL</sub>	AD Address Valid to ALE Low <sup>(a)</sup>	t <sub>CLCH</sub> -2		t <sub>CLCH</sub> -2		ns
13	t <sub>LLAX</sub>	AD Address Hold from ALE Inactive <sup>(a)</sup>	t <sub>CHCL</sub> -2		t <sub>CHCL</sub> -2		ns
14	t <sub>AVCH</sub>	AD Address Valid to Clock High	0		0		ns
16	t <sub>CLCSV</sub>	MCS/PCS Active Delay	0	25	0	20	ns
17	t <sub>CXCSX</sub>	MCS/PCS Hold from Command Inactive <sup>(a)</sup>	t <sub>CLCH</sub> -2	_	t <sub>CLCH</sub> -2		ns
18	t <sub>CHCSX</sub>	MCS/PCS Inactive Delay	0	25	0	20	ns
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low <sup>(a)</sup>	0	2.	0		ns
20	t <sub>CVCTV</sub>	Control Active Delay 1 <sup>(b)</sup>	0	15	0	20	ns
21	t <sub>CVDEX</sub>	DS Inactive Delay	0	25	0	20	ns
22	t <sub>CHCTV</sub>	Control Active Delay 2	0	25	0	20	ns
23	t <sub>LHAV</sub>	ALE High to Address Valid	20		15		ns
Write	Cycle Tim	ing Responses					
30	t <sub>CLDOX</sub>	Data Hold Time	0		0		ns
31	t <sub>CVCTX</sub>	Control Inactive Delay <sup>(b)</sup>	0	25	0	20	ns
32	t <sub>WLWH</sub>	WR Pulse Width	2t <sub>CLCL</sub> -10=90		$2t_{CLCL} - 10 = 70$		ns
33	t <sub>WHLH</sub>	WR Inactive to ALE High <sup>(a)</sup>	t <sub>CLCH</sub> -2		t <sub>CLCH</sub> -2		ns
34	t <sub>WHDX</sub>	Data Hold after WR <sup>(a)</sup>	$t_{CLCL}$ -10=40		t <sub>CLCL</sub> -10=30		ns
35	t <sub>WHDEX</sub>	WR Inactive to DEN Inactive <sup>(a)</sup>	t <sub>CLCH</sub> -3		t <sub>CLCH</sub> -3		ns
41	t <sub>DSHLH</sub>	DS Inactive to ALE High	t <sub>CLCH</sub> -2= 21		t <sub>CLCH</sub> -2= 16		
65	t <sub>AVWL</sub>	A Address Valid to WR Low	t <sub>CLCL</sub> +t <sub>CHCL</sub> -3		t <sub>CLCL</sub> +t <sub>CHCL</sub> -3		ns
67	t <sub>CHCSV</sub>	CLKOUTA High to LCS/UCS Valid	0	25	0	20	ns
68	t <sub>CHAV</sub>	CLKOUTA High to A Address Valid	0	25	0	20	ns
87	t <sub>AVBL</sub>	A Address Valid to WHB, WLB Low	t <sub>CHCL</sub> -3	25	t <sub>CHCL</sub> -3	20	ns
98	t <sub>DSHDIW</sub>	DS High to Data Invalid—Write	35		0	30	ns

#### Notes:

All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$ =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$ =2.4 V, except at X1 where  $V_{IH}$ = $V_{CC}$ -0.5 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the DEN, DS, INTA1-INTA0, WR, WHB, and WLB signals.

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges

# Write Cycle (33 MHz and 40 MHz)

				Prelin	ninary		
	Parameter		33 MHz		40 MHz		-
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gene	ral Timing	Responses					ļ
3	t <sub>CHSV</sub>	Status Active Delay	0	15	0	12	ns
4	t <sub>CLSH</sub>	Status Inactive Delay	0	15	0	12	ns
5	t <sub>CLAV</sub>	AD Address Valid Delay and BHE	0	15	0	12	ns
6	t <sub>CLAX</sub>	Address Hold	0	25	0	20	ns
7	t <sub>CLDV</sub>	Data Valid Delay	0	15	0	12	ns
8	t <sub>CHDX</sub>	Status Hold Time	0		0		ns
9	t <sub>CHLH</sub>	ALE Active Delay		15		12	ns
10	t <sub>LHLL</sub>	ALE Width	$t_{CLCL}$ -10=20		t <sub>CLCL</sub> -5=20		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		15		12	ns
12	t <sub>AVLL</sub>	AD Address Valid to ALE Low <sup>(a)</sup>	t <sub>CLCH</sub> -2		t <sub>CLCH</sub> -2		ns
13	t <sub>LLAX</sub>	AD Address Hold from ALE Inactive <sup>(a)</sup>	t <sub>CHCL</sub> -2		t <sub>CHCL</sub> -2		ns
14	t <sub>AVCH</sub>	AD Address Valid to Clock High	0		0		ns
16	t <sub>CLCSV</sub>	MCS/PCS Active Delay	0	15	0	12	ns
17	t <sub>CXCSX</sub>	MCS/PCS Hold from Command Inactive <sup>(a)</sup>	t <sub>CLCH</sub> -2		t <sub>CLCH</sub> -2		ns
18	t <sub>CHCSX</sub>	MCS/PCS Inactive Delay	0	15	0	12	ns
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low <sup>(a)</sup>	0	2.	0		ns
20	t <sub>CVCTV</sub>	Control Active Delay 1 <sup>(b)</sup>	0	15	0	12	ns
21	t <sub>CVDEX</sub>	DS Inactive Delay	0	15	0	12	ns
22	t <sub>CHCTV</sub>	Control Active Delay 2	0	15	0	12	ns
23	t <sub>LHAV</sub>	ALE High to Address Valid	10		7.5		ns
Write	Cycle Tim	ing Responses					
30	t <sub>CLDOX</sub>	Data Hold Time	0		0		ns
31	t <sub>CVCTX</sub>	Control Inactive Delay <sup>(b)</sup>	0	15	0	12	ns
32	t <sub>WLWH</sub>	WR Pulse Width	2t <sub>CLCL</sub> -10=50		$2t_{CLCL}-10=40$		ns
33	t <sub>WHLH</sub>	WR Inactive to ALE High <sup>(a)</sup>	t <sub>CLCH</sub> -2		t <sub>CLCH</sub> -2		ns
34	t <sub>WHDX</sub>	Data Hold after WR <sup>(a)</sup>	$t_{CLCL}$ -10=20		t <sub>CLCL</sub> -10=15		ns
35	t <sub>WHDEX</sub>	WR Inactive to DEN Inactive <sup>(a)</sup>	t <sub>CLCH</sub> -5		t <sub>CLCH</sub>		ns
65	t <sub>AVWL</sub>	A Address Valid to WR Low	t <sub>CLCL</sub> +t <sub>CHCL</sub> -3		t <sub>CLCL</sub> +t <sub>CHCL</sub> - 1.25		ns
67	t <sub>CHCSV</sub>	CLKOUTA High to LCS/UCS Valid	0	15	0	10	ns
68	t <sub>CHAV</sub>	CLKOUTA High to A Address Valid	0	15	0	10	ns
87	t <sub>AVBL</sub>	A Address Valid to WHB, WLB Low	t <sub>CHCL</sub> -3	15	t <sub>CHCL</sub> -1.25	12	ns
98	t <sub>DSHDIW</sub>	DS High to Data Invalid—Write	0	20	0	15	ns


#### Notes:

All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$  =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$  =2.4 V, except at X1 where  $V_{IH}$  = $V_{CC}$  = 0.5 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the DEN, DS, INTA1–INTA0, WR, WHB, and WLB signals.

## Write Cycle Waveforms



\* Am186ES microcontroller only

\*\* Am188ES microcontroller only

\*\*\* Changes in t phase preceding next bus cycle if followed by read, INTA, or halt.

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges

## PSRAM Read Cycle (20 MHz and 25 MHz)

				Prelin	ninary		
		Parameter	20 MHz		25 MHz		
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gene	ral Timing	Requirements	•		•		
1	t <sub>DVCL</sub>	Data in Setup	10		10		ns
2	t <sub>CLDX</sub>	Data in Hold <sup>(b)</sup>	3		3		ns
Gene	ral Timing	Responses					
5	t <sub>CLAV</sub>	AD Address Valid Delay and BHE	0	25	0	20	ns
7	t <sub>CLDV</sub>	Data Valid Delay	0	25	0	20	ns
8	t <sub>CHDX</sub>	Status Hold Time	0		0		ns
9	t <sub>CHLH</sub>	ALE Active Delay		25		20	ns
10	t <sub>LHLL</sub>	ALE Width	t <sub>CLCL</sub> -10=40		t <sub>CLCL</sub> -10=30		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		25		20	ns
23	t <sub>LHAV</sub>	ALE High to Address Valid	20		15		ns
80	t <sub>CLCLX</sub>	LCS Inactive Delay	0	25	0	20	ns
81	t <sub>CLCSL</sub>	LCS Active Delay	0	25	0	20	ns
84	t <sub>LRLL</sub>	LCS Precharge Pulse Width	t <sub>CLCL</sub> + t <sub>CLCH</sub> -3		t <sub>CLCL</sub> + t <sub>CLCH</sub> -3		ns
Read	Cycle Tim	ing Responses			2		
24	t <sub>AZRL</sub>	AD Address Float to RD Active	0		<b>3</b> 0		ns
25	t <sub>CLRL</sub>	RD Active Delay	0	25	<b>0</b>	20	ns
26	t <sub>RLRH</sub>	RD Pulse Width	2t <sub>CLCL</sub> -15=85	31	2t <sub>CLCL</sub> -15=65		ns
27	t <sub>CLRH</sub>	RD Inactive Delay	0	25	0	20	ns
28	t <sub>RHLH</sub>	RD Inactive to ALE High <sup>(a)</sup>	t <sub>CLCH</sub> -3	C	t <sub>CLCH</sub> -3		ns
59	t <sub>RHDX</sub>	RD High to Data Hold on AD Bus <sup>(b)</sup>	0		0		ns
66	t <sub>AVRL</sub>	A Address Valid to RD Low	tcLCL + tCHCL-3		t <sub>CLCL</sub> + t <sub>CHCL</sub> -3		ns
68	t <sub>CHAV</sub>	CLKOUTA High to A Address Valid	0	25	0	20	ns

#### Notes:

All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$  =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$  =2.4 V, except at X1 where  $V_{IH}$  =  $V_{CC}$  =0.5 V.

a Testing is performed with equal loading on referenced pins.

b If either spec 2 or spec 59 is met with respect to data hold time, the part will function correctly.

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges PSRAM Read Cycle (33 MHz and 40 MHz)

				Prelin	ninary		
		Parameter	33 MHz		40 MHz		
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gene	ral Timing	Requirements					
1	t <sub>DVCL</sub>	Data in Setup	8		5		ns
2	t <sub>CLDX</sub>	Data in Hold <sup>(b)</sup>	3		2		ns
Gene	ral Timing	Responses	•				
5	t <sub>CLAV</sub>	AD Address Valid Delay and BHE	0	15	0	12	ns
7	t <sub>CLDV</sub>	Data Valid Delay	0	15	0	12	ns
8	t <sub>CHDX</sub>	Status Hold Time	0		0		ns
9	t <sub>CHLH</sub>	ALE Active Delay		15		12	ns
10	t <sub>LHLL</sub>	ALE Width	t <sub>CLCL</sub> -10=20		t <sub>CLCL</sub> -5=20		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		15		12	ns
23	t <sub>LHAV</sub>	ALE High to Address Valid	10		7.5		ns
80	t <sub>CLCLX</sub>	LCS Inactive Delay	0	15	0	12	ns
81	t <sub>CLCSL</sub>	LCS Active Delay	0	15	0	12	ns
84	t <sub>LRLL</sub>	CCS Precharge Pulse Width	t <sub>CLCL</sub> + t <sub>CLCH</sub> -3		t <sub>CLCL</sub> + t <sub>CLCH</sub> - 1,25		ns
Read	Cycle Tim	ing Responses	1		AN		1
24	t <sub>AZRL</sub>	AD Address Float to RD Active	0	- de	0		ns
25	t <sub>CLRL</sub>	RD Active Delay	0	15	0	10	ns
26	t <sub>RLRH</sub>	RD Pulse Width	$2t_{CLCL} - 15 = 45$		$2t_{CLCL} - 10 = 40$		ns
27	t <sub>CLRH</sub>	RD Inactive Delay	0	15	0	12	ns
28	t <sub>RHLH</sub>	RD Inactive to ALE High <sup>(a)</sup>	t <sub>CLCH</sub> -3		t <sub>CLCH</sub> -1.25		ns
59	t <sub>RHDX</sub>	RD High to Data Hold on AD Bus <sup>(b)</sup>	0		0		ns
66	t <sub>AVRL</sub>	A Address Valid to RD Low	t <sub>CLCL</sub> + t <sub>CHCL</sub> -3		t <sub>CLCL</sub> + t <sub>CHCL</sub> - 1.25		ns
68	t <sub>CHAV</sub>	CLKOUTA High to A Address Valid	0	15	0	10	ns


#### Notes:

All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$ =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$ =2.4 V, except at X1 where  $V_{IH}$ = $V_{CC}$ -0.5 V.

a Testing is performed with equal loading on referenced pins.

b If either spec 2 or spec 59 is met with respect to data hold time, the part will function correctly.

## **PSRAM Read Cycle Waveforms**



#### Notes:

- \* Am186ES microcontroller only
- \*\* Am188ES microcontroller only

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges PSRAM Write Cycle (20 MHz and 25 MHz)

				Prelin	ninary		
		Parameter	20 MHz		25 MHz		
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gener	ral Timing	Responses					
5	t <sub>CLAV</sub>	AD Address Valid Delay and BHE	0	25	0	20	ns
7	t <sub>CLDV</sub>	Data Valid Delay	0	25	0	20	ns
8	t <sub>CHDX</sub>	Status Hold Time	0		0		ns
9	t <sub>CHLH</sub>	ALE Active Delay		25		20	ns
10	t <sub>LHLL</sub>	ALE Width	$t_{CLCL} - 10 = 40$		$t_{CLCL} - 10 = 30$		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		25		20	ns
20	t <sub>CVCTV</sub>	Control Active Delay 1 <sup>(b)</sup>	0	25	0	20	ns
23	t <sub>LHAV</sub>	ALE High to Address Valid	20		15		ns
80	t <sub>CLCLX</sub>	LCS Inactive Delay	0	25	0	20	ns
81	t <sub>CLCSL</sub>	LCS Active Delay	0	25	0	20	ns
84	t <sub>LRLL</sub>	LCS Precharge Pulse Width	t <sub>CLCL</sub> + t <sub>CLCH</sub> -3		t <sub>CLCL</sub> + t <sub>CLCH</sub> -3		
Write	Cycle Tim	ing Responses					
30	t <sub>CLDOX</sub>	Data Hold Time	0		0		ns
31	t <sub>CVCTX</sub>	Control Inactive Delay <sup>(b)</sup>	0	25	0	20	ns
32	t <sub>WLWH</sub>	WR Pulse Width	2t <sub>CLCL</sub> -10=90		$2t_{CLCL} - 10 = 70$		ns
33	t <sub>WHLH</sub>	WR Inactive to ALE High <sup>(a)</sup>	t <sub>CLCH</sub> -2	. 3	t <sub>CLCH</sub> -2		ns
34	t <sub>WHDX</sub>	Data Hold after WR <sup>(a)</sup>	t <sub>CLCL</sub> -10=40	XI	t <sub>CLCL</sub> -10=30		ns
65	t <sub>AVWL</sub>	A Address Valid to WR Low	t <sub>CLCL</sub> +t <sub>CHCL</sub> -3	0	<sup>t</sup> CLCL+tCHCL -3		ns
68	t <sub>CHAV</sub>	CLKOUTA High to A Address Valid	0	25	0	20	ns
87	t <sub>AVBL</sub>	A Address Valid to WHB, WLB Low	t <sub>CHCL</sub> -3	25	t <sub>CHCL</sub> -3	20	ns

#### Notes:

All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$ =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$ =2.4 V, except at X1 where  $V_{IH}$ = $V_{CC}$  – 0.5 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the  $\overline{DEN}$ ,  $\overline{WR}$ ,  $\overline{WHB}$ , and  $\overline{WLB}$  signals.

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges PSRAM Write Cycle (33 MHz and 40 MHz)

				Prelin	ninary		
		Parameter	33 MHz		40 MHz		
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gener	ral Timing	Responses					
5	t <sub>CLAV</sub>	AD Address Valid Delay and BHE	0	15	0	12	ns
7	t <sub>CLDV</sub>	Data Valid Delay	0	15	0	12	ns
8	t <sub>CHDX</sub>	Status Hold Time	0		0		ns
9	t <sub>CHLH</sub>	ALE Active Delay		15		12	ns
10	t <sub>LHLL</sub>	ALE Width	t <sub>CLCL</sub> -10=20		t <sub>CLCL</sub> -5=20		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		15		12	ns
20	t <sub>CVCTV</sub>	Control Active Delay 1 <sup>(b)</sup>	0	15	0	12	ns
23	t <sub>LHAV</sub>	ALE High to Address Valid	10		7.5		ns
80	t <sub>CLCLX</sub>	LCS Inactive Delay	0	15	0	12	ns
81	t <sub>CLCSL</sub>	LCS Active Delay	0	15	0	12	ns
84	t <sub>LRLL</sub>	CCS Precharge Pulse Width	$t_{CLCL} + t_{CLCH} - 3$		t <sub>CLCL</sub> + t <sub>CLCH</sub> - 1.25		
Write	Cycle Tim	ing Responses		1			
30	t <sub>CLDOX</sub>	Data Hold Time	0		0		ns
31	t <sub>CVCTX</sub>	Control Inactive Delay <sup>(b)</sup>	0	15	0	12	ns
32	t <sub>WLWH</sub>	WR Pulse Width	2t <sub>CLCL</sub> -10=50	ų.	$2t_{CLCL} - 10 = 40$		ns
33	t <sub>WHLH</sub>	WR Inactive to ALE High <sup>(a)</sup>	t <sub>CLCH</sub> -2	x1	t <sub>CLCH</sub> -2		ns
34	t <sub>WHDX</sub>	Data Hold after WR <sup>(a)</sup>	t <sub>CLCL</sub> -10=20		t <sub>CLCL</sub> -10=15		ns
65	t <sub>AVWL</sub>	A Address Valid to WR Low	<sup>t</sup> cLCL+tCHCL —3	C	<sup>t</sup> cLcL+t <sub>CHCL</sub> –1.25		ns
68	t <sub>CHAV</sub>	CLKOUTA High to A Address Valid	0	15	0	10	ns
87	t <sub>AVBL</sub>	A Address Valid to WHB, WLB Low	t <sub>CHCL</sub> -3	15	t <sub>CHCL</sub> -1.25	12	ns


#### Notes:

All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$ =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$ =2.4 V, except at X1 where  $V_{IH}$ = $V_{CC}$ -0.5 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the DEN, WR, WHB, and WLB signals.

## **PSRAM Write Cycle Waveforms**



#### Notes:

Am186ES microcontroller only

\*\* Am188ES microcontroller only

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges PSRAM Refresh Cycle (20 MHz and 25 MHz)

				Prelin	ninary		
		Parameter	20 MHz		25 MHz		
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gene	ral Timing	Responses	•				
9	t <sub>CHLH</sub>	ALE Active Delay		25		20	ns
10	t <sub>LHLL</sub>	ALE Width	$t_{CLCL} - 10 = 40$		t <sub>CLCL</sub> -10=30		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		25		20	ns
Read/	Write Cyc	le Timing Responses	·				
25	t <sub>CLRL</sub>	RD Active Delay	0	25	0	20	ns
26	t <sub>RLRH</sub>	RD Pulse Width	2t <sub>CLCL</sub> -15=85		2t <sub>CLCL</sub> -15=65		ns
27	t <sub>CLRH</sub>	RD Inactive Delay	0	25	0	20	ns
28	t <sub>RHLH</sub>	RD Inactive to ALE High <sup>(a)</sup>	t <sub>CLCH</sub> -3		t <sub>CLCH</sub> -3		ns
80	t <sub>CLCLX</sub>	LCS Inactive Delay	0	25	0	20	ns
81	t <sub>CLCSL</sub>	LCS Active Delay	0	25	0	20	ns
Refre	sh Timing	Cycle Parameters	·				
79	t <sub>CLRFD</sub>	CLKOUTA Low to RFSH Valid	0	25	0	20	ns
82	t <sub>CLRF</sub>	CLKOUTA High to RFSH Invalid	0	25	0	20	ns
85	t <sub>RFCY</sub>	RFSH Cycle Time	6 ● t <sub>CLCL</sub>		6 • t <sub>CLCL</sub>		ns
86	t <sub>LCRF</sub>	LCS Inactive to RFSH Active Delay	2t <sub>CLCL</sub> -3	30	2t <sub>CLCL</sub> -3		
Notes:			20	ふや	C		

#### Notes:

All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$ =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$ =2.4 V, except at X1 where  $V_{IH}$ = $V_{CC}$ -0.5 V.

a Testing is performed with equal loading on referenced pins. 

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges PSRAM Refresh Cycle (33 MHz and 40 MHz)


				Prelin	ninary		
		Parameter	33 MHz		40 MHz		
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gene	ral Timing	Responses	•				
9	t <sub>CHLH</sub>	ALE Active Delay		15		12	ns
10	t <sub>LHLL</sub>	ALE Width	t <sub>CLCL</sub> -10=20		t <sub>CLCL</sub> -5=20		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		15		12	ns
Read/	Write Cyc	le Timing Responses	·			•	
25	t <sub>CLRL</sub>	RD Active Delay	0	15	0	10	ns
26	t <sub>RLRH</sub>	RD Pulse Width	2t <sub>CLCL</sub> -15=45		2t <sub>CLCL</sub> -10=40		ns
27	t <sub>CLRH</sub>	RD Inactive Delay	0	15	0	12	ns
28	t <sub>RHLH</sub>	RD Inactive to ALE High <sup>(a)</sup>	t <sub>CLCH</sub> -3		t <sub>CLCH</sub> -2		ns
80	t <sub>CLCLX</sub>	LCS Inactive Delay	0	15	0	12	ns
81	t <sub>CLCSL</sub>	LCS Active Delay	0	15	0	12	ns
Refre	sh Timing	Cycle Parameters					
79	t <sub>CLRFD</sub>	CLKOUTA Low to RFSH Valid	0	15	0	12	ns
82	t <sub>CLRF</sub>	CLKOUTA High to RFSH Invalid	0	15	0	12	ns
85	t <sub>RFCY</sub>	RFSH Cycle Time	6 ● t <sub>CLCL</sub>		6 • tCLCL		ns
86	t <sub>LCRF</sub>	LCS Inactive to RFSH Active Delay	2t <sub>CLCL</sub> -3		2t <sub>CLCL</sub> -1.25		
Notes:		•	80	xp	C		

#### Notes:

All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$ =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$ =2.4 V, except at X1 where  $V_{IH}$ = $V_{CC}$ -0.5 V.

a Testing is performed with equal loading on referenced pins. 1

## **PSRAM Refresh Cycle Waveforms**



\* The period t<sub>w</sub> is fixed at 3 wait states for PSRAM auto refresh only.

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges Interrupt Acknowledge Cycle (20 MHz and 25 MHz)

				Prelin	ninary		
		Parameter	20 MHz		25 MHz		
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gene	ral Timing	Requirements					
1	t <sub>DVCL</sub>	Data in Setup	10		10		ns
2	t <sub>CLDX</sub>	Data in Hold	3		3		ns
Gene	ral Timing	Responses					
3	t <sub>CHSV</sub>	Status Active Delay	0	25	0	20	ns
4	t <sub>CLSH</sub>	Status Inactive Delay	0	25	0	20	ns
7	t <sub>CLDV</sub>	Data Valid Delay	0	25	0	20	ns
8	t <sub>CHDX</sub>	Status Hold Time	0		0		ns
9	t <sub>CHLH</sub>	ALE Active Delay		25		20	ns
10	t <sub>LHLL</sub>	ALE Width	$t_{CLCL} - 10 = 40$		$t_{CLCL}$ -10=30		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		25		20	ns
12	t <sub>AVLL</sub>	AD Address Invalid to ALE Low <sup>(a)</sup>	t <sub>CLCH</sub>		<sup>t</sup> CLCH		ns
15	t <sub>CLAZ</sub>	AD Address Float Delay	t <sub>CLAX</sub> =0	25	t <sub>CLAX</sub> =0	20	ns
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low <sup>(a)</sup>	0		0 🖪		ns
20	t <sub>CVCTV</sub>	Control Active Delay 1 <sup>(b)</sup>	0	25	0	20	ns
21	t <sub>CVDEX</sub>	DEN Inactive Delay	0	25	0	20	ns
22	t <sub>CHCTV</sub>	Control Active Delay 2 <sup>(c)</sup>	0	25	0	20	ns
23	t <sub>LHAV</sub>	ALE High to Address Valid	20	32	15		ns
31	t <sub>CVCTX</sub>	Control Inactive Delay <sup>(b)</sup>	0	25	0	20	ns
68	t <sub>CHAV</sub>	CLKOUTA High to A Address Valid	0	25	0	20	ns

#### Notes:

All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$ =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$ =2.4 V, except at X1 where  $V_{IH}$ = $V_{CC}$ -0.5 V.

- a Testing is performed with equal loading on referenced pins.
- b This parameter applies to the INTA1–INTA0 signals.
- c This parameter applies to the  $\overline{DEN}$  and  $\overline{DT/R}$  signals.

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges Interrupt Acknowledge Cycle (33 MHz and 40 MHz)


				Prelin	ninary		
		Parameter	33 MHz		40 MHz		1
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gene	ral Timing	Requirements					
1	t <sub>DVCL</sub>	Data in Setup	8		5		ns
2	t <sub>CLDX</sub>	Data in Hold	3		2		ns
Gene	ral Timing	Responses					
3	t <sub>CHSV</sub>	Status Active Delay	0	15	0	12	ns
4	t <sub>CLSH</sub>	Status Inactive Delay	0	15	0	12	ns
7	t <sub>CLDV</sub>	Data Valid Delay	0	15	0	12	ns
8	t <sub>CHDX</sub>	Status Hold Time	0		0		ns
9	t <sub>CHLH</sub>	ALE Active Delay		15		12	ns
10	t <sub>LHLL</sub>	ALE Width	$t_{CLCL}$ -10=20		t <sub>CLCL</sub> -5=20		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		15		12	ns
12	t <sub>AVLL</sub>	AD Address Invalid to ALE Low <sup>(a)</sup>	t <sub>CLCH</sub>		<sup>t</sup> CLCH		ns
15	t <sub>CLAZ</sub>	AD Address Float Delay	t <sub>CLAX</sub> =0	15	t <sub>CLAX</sub> =0	12	ns
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low <sup>(a)</sup>	0		0 🚮		ns
20	t <sub>CVCTV</sub>	Control Active Delay 1 <sup>(b)</sup>	0	15	0	12	ns
21	t <sub>CVDEX</sub>	DEN Inactive Delay	0	15	30	12	ns
22	t <sub>CHCTV</sub>	Control Active Delay 2 <sup>(c)</sup>	0	15	0	12	ns
23	t <sub>LHAV</sub>	ALE High to Address Valid	10 🔺	22	7.5		ns
31	t <sub>CVCTX</sub>	Control Inactive Delay <sup>(b)</sup>	0	15	0	12	ns
68	t <sub>CHAV</sub>	CLKOUTA High to A Address Valid	0	15	0	10	ns

#### Notes:

All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$ =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$ =2.4 V, except at X1 where  $V_{IH}$ = $V_{CC}$ -0.5 V.

- a Testing is performed with equal loading on referenced pins.
- b This parameter applies to the INTA1-INTA0 signals.
- c This parameter applies to the  $\overline{DEN}$  and  $\overline{DT/R}$  signals.

## Interrupt Acknowledge Cycle Waveforms



#### Notes:

\* Am186ES microcontroller only

- \*\* Am188ES microcontroller only
- a The status bits become inactive in the state preceding t<sub>4</sub>.
- *b* The data hold time lasts only until the interrupt acknowledge signal deasserts, even if the interrupt acknowledge transition occurs prior to t<sub>CLDX</sub> (min).
- c This parameter applies for an interrupt acknowledge cycle that follows a write cycle.
- d If followed by a write cycle, this change occurs in the state preceding that write cycle.

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges

## Software Halt Cycle (20 MHz and 25 MHz)

				Prelin	ninary		
		Parameter	20 MHz		25 MHz		
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gener	ral Timing	Responses					
3	t <sub>CHSV</sub>	Status Active Delay	0	25	0	20	ns
4	t <sub>CLSH</sub>	Status Inactive Delay	0	25	0	20	ns
5	t <sub>CLAV</sub>	AD Address Invalid Delay and BHE	0	25	0	20	ns
9	t <sub>CHLH</sub>	ALE Active Delay		25		20	ns
10	t <sub>LHLL</sub>	ALE Width	$t_{CLCL}$ -10=40		t <sub>CLCL</sub> -10=30		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		25		20	ns
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low <sup>(a)</sup>	0		0		ns
22	t <sub>CHCTV</sub>	Control Active Delay 2 <sup>(b)</sup>	0	25	0	20	ns
68	t <sub>CHAV</sub>	CLKOUTA High to A Address Invalid	0	25	0	20	ns

#### Notes:

All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions contraction of the second seco are with  $C_L$ =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$ =2.4 V, except at X1 where  $V_{IH}$ = $V_{CC}$ -0.5 V.

Testing is performed with equal loading on referenced pins. а

This parameter applies to the DEN signal. b

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges Software Halt Cycle (33 MHz and 40 MHz)

				Prelin	ninary		
		Parameter	33 MHz		40 MHz		1
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gene	ral Timing F	Responses					
3	t <sub>CHSV</sub>	Status Active Delay	0	15	0	12	ns
4	t <sub>CLSH</sub>	Status Inactive Delay	0	15	0	12	ns
5	t <sub>CLAV</sub>	AD Address Invalid Delay and BHE	0	15	0	12	ns
9	t <sub>CHLH</sub>	ALE Active Delay		15		12	ns
10	t <sub>LHLL</sub>	ALE Width	$t_{CLCL}$ -10=20		t <sub>CLCL</sub> -5=20		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		15		12	ns
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low <sup>(a)</sup>	0		0		ns
22	t <sub>CHCTV</sub>	Control Active Delay 2 <sup>(b)</sup>	0	15	0	12	ns
68	t <sub>CHAV</sub>	CLKOUTA High to A Address Invalid	0	15	0	10	ns


#### Notes:

All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$  =50 pF. For switching tests,  $V_{IL}$  =0.45 V and  $V_{IH}$  =2.4 V, except at X1 where  $V_{IH}$  = $V_{CC}$  = 0.5 V.

Testing is performed with equal loading on referenced pins. а

This parameter applies to the DEN signal. b

## Software Halt Cycle Waveforms



#### Notes:

\* Am186ES microcontroller only

\*\* Am188ES microcontroller only

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges Clock (20 MHz and 25 MHz)

				Prelin	ninary		
		Parameter	20 MHz		25 MHz		
No.	Symbol	Description	Min	Max	Min	Max	Unit
CLKIN	N Requiren						
36	t <sub>CKIN</sub>	X1 Period <sup>(a)</sup>	50	60	40	60	ns
37	t <sub>CLCK</sub>	X1 Low Time (1.5 V) <sup>(a)</sup>	15		15		ns
38	t <sub>CHCK</sub>	X1 High Time (1.5 V) <sup>(a)</sup>	15		15		ns
39	t <sub>CKHL</sub>	X1 Fall Time (3.5 to 1.0 V) <sup>(a)</sup>		5		5	ns
40	t <sub>CKLH</sub>	X1 Rise Time (1.0 to 3.5 V) <sup>(a)</sup>		5		5	ns
CLKO	UT Timing	1					
42	t <sub>CLCL</sub>	CLKOUTA Period	50		40		ns
43	t <sub>CLCH</sub>	CLKOUTA Low Time (C <sub>L</sub> =50 pF)	0.5t <sub>CLCL</sub> -2=23		0.5t <sub>CLCL</sub> -2=18		ns
44	t <sub>CHCL</sub>	CLKOUTA High Time ( $C_L$ =50 pF)	0.5t <sub>CLCL</sub> -2=23		0.5t <sub>CLCL</sub> -2=18		ns
45	t <sub>CH1CH2</sub>	CLKOUTA Rise Time (1.0 to 3.5 V)		3		3	ns
46	t <sub>CL2CL1</sub>	CLKOUTA Fall Time (3.5 to 1.0 V)		3		3	ns
61	t <sub>LOCK</sub>	Maximum PLL Lock Time		1	- 40	1	ms
69	t <sub>CICOA</sub>	X1 to CLKOUTA Skew		15		15	ns
70	t <sub>CICOB</sub>	X1 to CLKOUTB Skew		25		25	ns

#### Notes:

All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$ =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$ =2.4 V, except at X1 where  $V_{IH}$ = $V_{CC}$ -0.5 V.

a The specifications for CLKIN are applicable to the normal PLL and CLKDIV2 modes.

The PLL should be used for operations from 16.667 MHz to 40 MHz. For operations below 16.667 MHz, the CLKDIV2 mode should be used.

Because the CLKDIV2 input frequency is two times the system frequency, the specifications for twice the frequency should be used for CLKDIV2 mode. For example, use the 20 MHz CLKIN specifications for 10 MHz operation.

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges

## Clock (33 MHz and 40 MHz)

				Prelin	ninary		
		Parameter	33 MHz		40 MHz		
No.	Symbol	Description	Min	Max	Min	Max	Unit
CLKIN	Requiren	nents					
36	t <sub>CKIN</sub>	X1 Period <sup>(a)</sup>	30	60	25	60	ns
37	t <sub>CLCK</sub>	X1 Low Time (1.5 V) <sup>(a)</sup>	10		7.5		ns
38	t <sub>CHCK</sub>	X1 High Time (1.5 V) <sup>(a)</sup>	10		7.5		ns
39	t <sub>CKHL</sub>	X1 Fall Time (3.5 to 1.0 V) <sup>(a)</sup>		5		5	ns
40	t <sub>CKLH</sub>	X1 Rise Time (1.0 to 3.5 V) <sup>(a)</sup>		5		5	ns
CLKO	UT Timing	J					
42	t <sub>CLCL</sub>	CLKOUTA Period	30		25		ns
43	t <sub>CLCH</sub>	CLKOUTA Low Time (C <sub>L</sub> =50 pF)	0.5t <sub>CLCL</sub> -1.5 =13.5		0.5t <sub>CLCL</sub> -1.25 =11.25		ns
44	t <sub>CHCL</sub>	CLKOUTA High Time (C <sub>L</sub> =50 pF)	0.5t <sub>CLCL</sub> -1.5 =13.5		0.5t <sub>CLCL</sub> -1.25 =11.25		ns
45	t <sub>CH1CH2</sub>	CLKOUTA Rise Time (1.0 to 3.5 V)		3		3	ns
46	t <sub>CL2CL1</sub>	CLKOUTA Fall Time (3.5 to 1.0 V)		3	- Q-	3	ns
61	t <sub>LOCK</sub>	Maximum PLL Lock Time		1	- 40	1	ms
69	t <sub>CICOA</sub>	X1 to CLKOUTA Skew		15	A at	15	ns
70	t <sub>CICOB</sub>	X1 to CLKOUTB Skew		25		25	ns

#### Notes:


All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$ =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$ =2.4 V, except at X1 where  $V_{IH}$ = $V_{CC}$ -0.5 V.

a The specifications for CLKIN are applicable to the normal PLL and CLKDIV2 modes.


The PLL should be used for operations from 16.667 MHz to 40 MHz. For operations below 16.667 MHz, the CLKDIV2 mode should be used.

Because the CLKDIV2 input frequency is two times the system frequency, the specifications for twice the frequency should be used for CLKDIV2 mode. For example, use the 20 MHz CLKIN specifications for 10 MHz operation.

## **Clock Waveforms—Active Mode**



## Clock Waveforms—Power-Save Mode



## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges Ready and Peripheral (20 MHz and 25 MHz)

	Preliminary		nary	Prelimir	Preliminary					
Parameter		20 M	20 MHz		25 MHz					
No.	Symbol	Description	Min	Max	Min	Max	Unit			
Ready	Ready and Peripheral Timing Requirements									
47	t <sub>SRYCL</sub>	SRDY Transition Setup Time <sup>(a)</sup>	10		10		ns			
48	t <sub>CLSRY</sub>	SRDY Transition Hold Time <sup>(a)</sup>	3		3		ns			
49	t <sub>ARYCH</sub>	ARDY Resolution Transition Setup Time <sup>(b)</sup>	10		10		ns			
50	t <sub>CLARX</sub>	ARDY Active Hold Time <sup>(a)</sup>	4		4		ns			
51	t <sub>ARYCHL</sub>	ARDY Inactive Holding Time	6		6		ns			
52	t <sub>ARYLCL</sub>	ARDY Setup Time <sup>(a)</sup>	15		15		ns			
53	t <sub>INVCH</sub>	Peripheral Setup Time <sup>(b)</sup>	10		10		ns			
54	t <sub>INVCL</sub>	DRQ Setup Time <sup>(b)</sup>	10		10		ns			
Peripheral Timing Responses										
55	t <sub>CLTMV</sub>	Timer Output Delay		25		20	ns			

#### Notes:

.erwise <sub>rH</sub>=V<sub>CC</sub>=0.5 All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$ =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$ =2.4 V, except at X1 where  $V_{IH}$ = $V_{COT}$  0.5 V.

This timing must be met to guarantee proper operation. а

This timing must be met to guarantee recognition at the clock edge. b

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges Ready and Peripheral (33 MHz and 40 MHz)

			Preliminary							
Parameter		33 MHz		40 MHz						
No.	Symbol	Description	Min	Max	Min	Max	Unit			
Ready	Ready and Peripheral Timing Requirements									
47	t <sub>SRYCL</sub>	SRDY Transition Setup Time <sup>(a)</sup>	8		5		ns			
48	t <sub>CLSRY</sub>	SRDY Transition Hold Time <sup>(a)</sup>	3		2		ns			
49	t <sub>ARYCH</sub>	ARDY Resolution Transition Setup Time <sup>(b)</sup>	8		5		ns			
50	t <sub>CLARX</sub>	ARDY Active Hold Time <sup>(a)</sup>	4		3		ns			
51	t <sub>ARYCHL</sub>	ARDY Inactive Holding Time	6		5		ns			
52	t <sub>ARYLCL</sub>	ARDY Setup Time <sup>(a)</sup>	10		5		ns			
53	t <sub>INVCH</sub>	Peripheral Setup Time <sup>(b)</sup>	8		5		ns			
54	t <sub>INVCL</sub>	DRQ Setup Time <sup>(b)</sup>	8		5		ns			
Perip	Peripheral Timing Responses									
55	t <sub>CLTMV</sub>	Timer Output Delay		15		12	ns			


#### Notes:

All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$ =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$ =2.4 V, except at X1 where  $V_{IH}$ = $V_{CC}$ =0.5 V. COT IS


This timing must be met to guarantee proper operation. а

This timing must be met to guarantee recognition at the clock edge. b

## Synchronous Ready Waveforms



## Asynchronous Ready Waveforms



## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges Reset and Bus Hold (20 MHz and 25 MHz)

			Preliminary				
	Parameter		20 MHz		25 MHz		
No.	Symbol	Description	Min	Max	Min	Max	Unit
Reset	and Bus I	Hold Timing Requirements					
5	t <sub>CLAV</sub>	AD Address Valid Delay and BHE	0	25	0	20	ns
15	t <sub>CLAZ</sub>	AD Address Float Delay	0	25	0	20	ns
57	t <sub>RESIN</sub>	RES Setup Time	10		10		ns
58	t <sub>HVCL</sub>	HOLD Setup <sup>(a)</sup>	10		10		ns
Reset	and Bus I	Hold Timing Responses					
62	t <sub>CLHAV</sub>	HLDA Valid Delay	0	25	0	20	ns
63	t <sub>CHCZ</sub>	Command Lines Float Delay		25		20	ns
64	t <sub>CHCV</sub>	Command Lines Valid Delay (after Float)		25		20	ns

## Reset and Bus Hold (33 MHz and 40 MHz)


	Preliminary								
Parameter		33 MHz		40 MHz					
No.	Symbol	Description	Min	Max	Min /	Max	Unit		
Reset and Bus Hold Timing Requirements									
5	t <sub>CLAV</sub>	AD Address Valid Delay and BHE	0	15	0	12	ns		
15	t <sub>CLAZ</sub>	AD Address Float Delay	0	15	0	12	ns		
57	t <sub>RESIN</sub>	RES Setup Time	8	CU	5		ns		
58	t <sub>HVCL</sub>	HOLD Setup <sup>(a)</sup>	8	1	5		ns		
Reset	Reset and Bus Hold Timing Responses								
62	t <sub>CLHAV</sub>	HLDA Valid Delay	0	15	0	12	ns		
63	t <sub>CHCZ</sub>	Command Lines Float Delay		15		12	ns		
64	t <sub>CHCV</sub>	Command Lines Valid Delay (after Float)		15		12	ns		

#### Notes:


All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with  $C_L$ =50 pF. For switching tests,  $V_{IL}$ =0.45 V and  $V_{IH}$ =2.4 V, except at X1 where  $V_{IH}$ = $V_{CC}$ -0.5 V.

a This timing must be met to guarantee recognition at the next clock.


## **Reset Waveforms**



## **Signals Related to Reset Waveforms**




### **Bus Hold Waveforms—Entering**



# TQFP PHYSICAL DIMENSIONS PQL 100, Trimmed and Formed

## Thin Quad Flat Pack




#### Notes:


2. Not to scale; for reference only.

1. All measurements are in millimeters, unless otherwise noted.

pql100 4-15-94







#### Notes:


- 1. All measurements are in millimeters, unless otherwise noted.
- 2. Not to scale; for reference only.

pql100 4-15-94

# PQFP PHYSICAL DIMENSIONS

## PQR 100, Trimmed and Formed

Plastic Quad Flat Pack




#### Notes:

- 1. All measurements are in millimeters, unless otherwise noted.
- 2. Not to scale; for reference only.

pqr100 4-15-94

## PQFP PQR 100 (continued)



#### Note:

Not to scale; for reference only.

pqr100 4-15-94

#### Trademarks

AMD, the AMD logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

Am386 and Am486 are registered trademarks of Advanced Micro Devices, Inc.

Am186, Am188, E86, K86, Élan, and AMD Facts-on-Demand are trademarks of Advanced Micro Devices, Inc. FusionE86 is a service mark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

