

# Am79C98

## Twisted-Pair Ethernet Transceiver (TPEX)

### DISTINCTIVE CHARACTERISTICS

- CMOS device provides compliant operation and low operating current from a single +5 V supply
- Power Down mode provides reduced power consumption for battery-powered applications. Reset capability allows use in remote MAU applications.
- Pin-selectable twisted-pair receive polarity detection and automatic inversion of the receive signal. Polarity indication output pin can directly drive an LED.
- Pin-selectable twisted-pair Link Integrity Test capability conforming to the IEEE 802.3 standard for 10BASE-T. Link status pin can directly drive an LED.
- Internal twisted-pair transmitter digital predistortion circuit reduces medium-induced jitter and ensures compliance with the 10BASE-T transmit and receive waveform requirements
- Pin-selectable SQE Test (heartbeat) enable
- Transmit and receive status indications are available on separate, dedicated pins
- AUI loopback, Jabber Control, and SQE Test functions comply with the 10BASE-T standard IEEE Std 802.3i-1990

### GENERAL DESCRIPTION


The Am79C98 Twisted-Pair Ethernet Transceiver (TPEX) is an integrated circuit that implements the medium attachment unit (MAU) functions for the twisted-pair medium, as specified by the IEEE 802.3 standard (Type 10BASE-T). This device provides the necessary electrical and functional interface between the IEEE 802.3 standard attachment unit interface (AUI) and the twisted-pair cable.

A network based on the 10BASE-T standard can use unshielded twisted-pair cables, providing an economical solution to networking by allowing the use of existing telephone wiring. The Am79C98 provides a minimal component count and cost-effective solution to the design and implementation of 10BASE-T standard networks.

TPEX provides twisted-pair driver and receiver circuits, including on-board transmit digital predistortion, receiver squelch, and an AUI port with pin-selectable SQE Test enable. The device also provides a number of additional features, including pin-selectable Twisted-Pair Receive Polarity Detection and Automatic Polarity Reversal, Link Status indication, Link Test disable function, and transmit and receive status. The Twisted-Pair Polarity and Link Status pins can be used to drive LEDs directly.

The Am79C98 is fabricated in CMOS technology and requires a single +5 V supply. The device is available in 24-pin SKINNYDIP<sup>®</sup> plastic dual in-line and 28-pin plastic leaded chip carrier (PLCC) packaging.

BLOCK DIAGRAM




## RELATED AMD PRODUCTS

Part No.	Description
Am7996	IEEE-802.3/Ethernet/Cheapernet Tap Transceiver
Am79C100	Twisted-Pair Ethernet Transceiver Plus (TPEX+)
Am79C90	CMOS Local Area Network Controller for Ethernet (C-LANCE)
Am79C900	Integrated Local Area Communications Controller™ (ILACC™)
Am79C940	Media Access Controller for Ethernet (MACE™)
Am79C960	PCnet-ISA Single-Chip Ethernet Controller (for ISA bus)
Am79C961	PCnet-ISA+ Single-Chip Ethernet Controller (with Microsoft® Plug n' Play support)
Am79C965	PCnet-32 Single-Chip Ethernet Controller (for 386DX, 486 and VL buses)
Am79C970	PCnet-PCI Single-Chip Ethernet Controller (for PCI bus)
Am79C974	PCnet-SCSI Combination Ethernet and SCSI Controller for PCI Systems
Am79C981	Integrated Multiport Repeater Plus™ (IMR+™)
Am79C987	Hardware Implemented Management Information Base™ (HIMIB™)


## CONNECTION DIAGRAM

### Top View




**Note:**

Pin 1 is marked for orientation



LOGIC SYMBOL



14395D-4


EEPW 电子产品世界 .com.cn



## ORDERING INFORMATION

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (valid combination) is formed by a combination of the elements below.



Valid Combinations	
AM79C98	PC, JC

#### Valid Combinations

Valid combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## PIN DESCRIPTION

### **AV<sub>DD</sub>**

#### **Analog Power**

This pin supplies +5 V to analog portions of the TPEX circuitry.

### **AV<sub>SS</sub>**

#### **Analog Ground**

This pin is the ground reference for analog portions of the TPEX circuitry.

### **CI+, CI-**

#### **Control In Output**

AUI port differential driver.

### **DI+, DI-**

#### **Data In Output**

AUI port differential driver.

### **DO+, DO-**

#### **Data Out Input**

AUI port differential receiver.

### **DV<sub>DD</sub>**

#### **Digital Power**

This pin supplies +5 V to digital portions of the TPEX circuitry.

### **DV<sub>SS</sub>**

#### **Digital Ground**

This pin is the ground reference for digital portions of TPEX circuitry.

## **LNKST**

#### **Link Status Open Drain, Input/Output**

When this pin is tied LOW, the internal Link Test Receive function is disabled and the Transmit and Receive functions will remain active irrespective of arriving idle Link Test pulses and data. TPEX continues to generate idle Link Test pulses irrespective of the status of this pin.

As an output, this pin is driven LOW if the link is identified as functional. However, if the link is determined to be nonfunctional, due to missing idle Link Test pulses or data packets, then this pin is not driven. In the LOW output state, the pin is capable of sinking a maximum of 16 mA and can be used to drive an LED.

This pin is internally pulled HIGH when inactive.

## **PRDN/RST**

#### **Power Down/Reset Input, Active LOW**

Driving this input LOW resets the internal logic of TPEX and places the device in a special Power Down mode. In the Power Down/Reset mode, all output drivers are placed in their inactive state.

## **RCV**

#### **Receive Output**

This pin is driven HIGH while TPEX is receiving data on the RXD pins and is transferring the received signal onto the AUI DI pair. The RCV and XMT pins are simultaneously driven HIGH during collision.

## **REXT**

#### **External Resistor Input**

An external precision resistor is connected between this pin and AV<sub>DD</sub> in order to provide a voltage reference for the internal voltage-controlled oscillator (VCO).

### **RXD+, RXD-**

#### **Receive Data Input**

10BASE-T port differential receivers.

## **RXPOL**

#### **Receive Polarity Open Drain, Input/Output**

The twisted-pair receiver is capable of detecting a receive signal with reversed polarity (wiring error). The RXPOL pin is normally in the LOW state, indicating correct polarity of the received signal. If the receiver detects reversed polarity, then this pin is not driven (goes HIGH) and the polarity of subsequent packets is inverted. In the LOW output state, this pin can sink up to a maximum of 16 mA and is therefore capable of driving an LED.

This feature can be disabled by strapping this pin LOW. In this case, the Receive Polarity correction circuit is disabled and the internal receive signal remains non-inverted, irrespective of the received signal.

This pin is internally pulled HIGH when inactive.

## **SQE TEST**

#### **Signal Quality Test (Heartbeat) Enable Input, Active LOW**

The SQE Test function is enabled by tying this input LOW.

This input is internally pulled HIGH when inactive.

**TEST****Test  
Input, Active HIGH**

This pin should be tied HIGH for normal operation. If this pin is driven LOW, TPEX will enter Loopback Test mode. The type of loopback is determined by the state of the  $\overline{\text{SQE TEST}}$  pin. If this pin is in the LOW state (Station MAU), TPEX transfers data independently from DO to the TXD/TXP circuit and from RXD to the DI circuit. If the  $\overline{\text{SQE TEST}}$  is in the HIGH state (Repeater MAU), then data on the RXD circuit is transmitted back onto the TXD/TXP circuit and data on the DO circuit is transmitted onto the DI pair.

**TXD+, TXD-****Transmit Data  
Output**

10BASE-T port differential drivers.

**TXP+, TXP-****Transmit Predistortion  
Output**

Transmit waveform predistortion control.

**XMT****Transmit  
Output**

This pin is driven HIGH while TPEX is receiving data on the AUI DO pair and is transmitting data on the TXD/TXP pins. The XMT and RCV pins are simultaneously driven HIGH during collision.

**EEPW** 电子產品世界  
.com.cn

## FUNCTIONAL DESCRIPTION

The Twisted-Pair Ethernet Transceiver (TPEX) complies with the requirements specified by the IEEE 802.3 standard for the attachment unit interface (AUI) and the standard for 10BASE-T medium attachment unit (MAU). TPEX also implements a number of features in addition to the IEEE 802.3 standard. An outline of functions implemented by the Am79C98 is given below.

### Attachment Unit Interface (DO+/-, DI+/-, CI+/-)

The AUI electrical and functional characteristics comply with those specified by the IEEE 802.3, Sections 7 and 14 (drafted). The AUI pins can be wired directly to the isolation transformer, for a remote MAU application, or to another device (e.g., Am7992 serial interface adapter). The end-of-packet SQE Test function (heartbeat) can be disabled to allow the device to be employed in a repeater application.

### Twisted-Pair Transmit Function

Data transmission to the 10BASE-T medium occurs when valid AUI signals appear on the DO+/- differential pair. This data stream is routed to the differential driver circuitry in the TXD+/- pins. The driver circuitry provides necessary electrical driving capability and pre-distortion control for transmitting signals over maximum-length twisted-pair cable, as specified by the IEEE 802.3 10BASE-T standard. The transmit function meets the propagation delays and jitter specified by the standard. During transmission, the XMT pin is driven HIGH and can be used for status information.

### Twisted-Pair Receive Function

The receiver complies with the receiver specifications of the IEEE 802.3 10BASE-T standard, including noise immunity and received signal rejection criteria ("Smart Squelch"). Signals meeting these criteria appearing at the RXD+/- differential input pair are routed to the DI+/- outputs. The receiver function meets the propagation delays and jitter requirements specified by the standard. Receiver squelch level drops to approximately half its threshold value after unsquelch to allow reception of minimum amplitude signals and to offset carrier fade in the event of worst-case signal attenuation and crosstalk noise conditions. During receive, the RCV pin is driven HIGH and can be used for status information.

### Link Test Function

The Link Test function is implemented as specified by the IEEE 802.3 10BASE-T standard. During periods of transmit pair inactivity, Link Test pulses will be periodically sent over the twisted-pair medium to allow constant monitoring of medium integrity. When the Link Test function is enabled, the absence of Link Test pulses on the RXD+/- pair will cause the TPEX to go into a Link Fail state. In Link Fail state, data transmission,

and the collision detection functions are disabled, and remain disabled until valid data or >2 consecutive Link Test pulses appear on the RXD+/- pair. During Link Fail, the LNKST pin is internally pulled HIGH. When the link is identified as functional, the LNKST pin is driven LOW and is capable of directly driving a "link OK" LED. In order to interoperate with systems that do not implement Link Test, this function can be disabled by grounding the LNKST pin. When disabled, the driver and receiver functions remain enabled irrespective of the presence or absence of data or Link Test pulses on the RXD+/- pair. The transmitter continues to generate Link Test pulses in the absence of transmit data even if the Link Test function is disabled.

### Polarity Detection and Reversal

The TPEX receive function includes the ability to invert the polarity of the signals appearing at the RXD± pair if the polarity of the received signal is reversed (such as in the case of a wiring error). This feature allows data packets received from a reverse-wired RXD± input pair to be corrected in the TPEX prior to transfer to the DTE via the AUI interface (DI±). The polarity detection function is activated following reset or Link Fail, and will reverse the receive polarity based on both the polarity of any previous Link Test pulses and the polarity of subsequent packets with a valid end transmit delimiter (ETD).

When in the Link Fail state, TPEX will recognize Link Test pulses of either positive or negative polarity. Exit from the Link Fail state is caused by the reception of five to six consecutive Link Test pulses of identical polarity. On entry to the Link Pass state, the polarity of the last five Link Test pulses is used to determine the initial receive polarity configuration and the receiver is reconfigured to subsequently recognize only Link Test pulses of the previously established polarity. This link pulse algorithm is employed only until ETD polarity determination is made, as described later in this section.

Positive Link Test pulses are defined as received signals with a positive amplitude greater than 520 mV and a pulse width of 60 ns to 200 ns. This positive excursion may be followed by a negative excursion. This definition is consistent with the expected received signal at a correctly wired receiver when a Link Test pulse that fits the template of Figure 14-12 in the 10BASE-T standard is generated at a transmitter and passed through 100 m of twisted-pair cable.

Negative Link Test pulses are defined as received signals with a negative amplitude greater than 520 mV and a pulse width of 60 ns to 200 ns. This negative excursion may be followed by a positive excursion. This definition is consistent with the expected received signal at a reverse wired receiver when a Link Test pulse that fits the template of Figure 14-12 in the 10BASE-T



standard is generated at a transmitter and passed through 100 m of twisted-pair cable.

The polarity detection/correction algorithm will remain “armed” until two consecutive packets with valid ETD of identical polarity are detected. When “armed,” the receiver is capable of changing the initial or previous polarity configuration based on the most recent ETD polarity.

On receipt of the first packet with valid ETD following reset or Link Fail, TPEX will utilize the inferred polarity information to configure its RXD± input, regardless of its previous state. On receipt of a second packet with a valid ETD with correct polarity, the detection/correction algorithm will “lock in” the initial polarity. If the second (or subsequent) packet is not detected as confirming the previous polarity decision, the most recently detected ETD polarity will be used as the new default. Note that packets with invalid ETD have no effect on updating the previous polarity decision. Once two consecutive packets with valid ETD have been received, TPEX will disable the detection/correction algorithm until either a Link Fail condition occurs or  $\overline{\text{PRDN/RST}}$  is asserted.

During polarity reversal, the RXPOL pin is internally pulled HIGH. During normal polarity conditions, the RXPOL pin is driven LOW and is capable of directly driving a “Polarity OK” LED using an integrated 16 mA driver. If desired, the polarity reversal function can be disabled by grounding the RXPOL pin.

### Twisted-Pair Interface Status

Two outputs (XMT and RCV) indicate whether TPEX is transmitting (AUI to twisted-pair) or receiving (twisted-pair to AUI). Both signals are asserted during a collision. In Link Fail mode, RCV is disabled. In Jabber Detect mode, XMT is disabled. Both signals are active HIGH.

### Collision Detect Function

Simultaneous carrier sense (presence of valid data signals) by both the AUI DO+/- pair and the RXD+/- pair constitutes a collision, thereby causing a 10 MHz signal to be asserted on the CI+/- output pair. The CI+/- output meets the drive requirements for the AUI. This 10 MHz signal will remain on the CI+/- pair until one of the two colliding states changes from active to idle. The CI+/- output pair stays HIGH for two bit times at the end of a collision, decreasing to the idle level within eighty bit times after the last LOW-to-HIGH transition. Both the XMT and RCV pins are driven HIGH during collision.

### Signal Quality Error (SQE) Test (Heartbeat) Function

When the  $\overline{\text{SQE TEST}}$  pin is driven LOW, TPEX will routinely exercise the collision detection circuitry by generating an SQE message at the end of every trans-

mission. This signal is a self-test indication to the DTE that the MAU collision circuitry is functional. An SQE message consists of a 10 MHz signal on the CI+/- pair with a duration of 8 bit times (800 ns). When enabled, an SQE Test will occur at the end of every transmission, starting eight bit times (800 ns) after the last transition of the transmitted signal. For repeater applications, the SQE Test function can be disabled by tying the  $\overline{\text{SQE TEST}}$  pin HIGH or by leaving it disconnected.

### Jabber Function

The Jabber function inhibits the twisted-pair transmit function of TPEX if the DO+/- circuit is active longer than the time permitted to transmit the maximum-length 802.3/Ethernet data packet (50 ms nominal). This prevents any one node from disrupting the network due to a “stuck on” or faulty transmitter. If this maximum transmit time is exceeded, TPEX transmitter circuitry is disabled and a 10 MHz signal is driven onto the CI+/- pair. Once the transmit data stream is removed from the DO+/- pair of inputs, an “unjab” time of 250 ms to 750 ms will elapse before TPEX removes the 10 MHz signal from the CI+/- pair and re-enables the transmit path.

### Power Down

In addition to on-board power-on-reset circuitry, the  $\overline{\text{PRDN/RST}}$  pin is used as the master reset for TPEX.  $\overline{\text{PRDN/RST}}$  must be driven LOW for a minimum of two microseconds for reset to occur. The  $\overline{\text{PRDN/RST}}$  pin can also be used to put the TPEX into an inactive state, causing the device to consume less power. This feature is useful in battery-powered or low-duty-cycle systems. Driving  $\overline{\text{PRDN/RST}}$  LOW resets the internal logic of TPEX and places the device into idle mode. In this mode, the twisted-pair driver pins (TXD+/-, TXP+/-) are driven LOW, the AUI pins (CI+/-, DI+/-) are driven HIGH, the LNKST and RXPOL pins are in the inactive state, and XMT and RCV are LOW. TPEX will remain in idle as long as  $\overline{\text{PRDN/RST}}$  is asserted. Following the rising edge of the signal on  $\overline{\text{PRDN/RST}}$ , TPEX will remain in the reset state for 10  $\mu\text{s}$ .

### Test Modes

TPEX implements two types of loopback test modes suitable for Station (DTE) or Repeater applications. The Test mode is entered by driving the TEST pin HIGH. The two types of test modes available are:


1. **Station (DTE):**  $\overline{\text{SQE TEST}}$  pin LOW. Data on DO+/- pair is transmitted onto the TXD+/- and TXP+/- pairs and data on the RXD+/- input pair is transmitted onto the DI+/- output pair. The jabber function and collision detection functions are disabled.
2. **Repeater:**  $\overline{\text{SQE TEST}}$  pin HIGH. Data on DO+/- pair is looped back onto the DI+/- pair and data on the RXD+/- pair is retransmitted on the twisted-pair drivers (TXD+/- and TXP+/- pairs).

In both modes, the jabber circuitry, collision detection, and collision oscillator functions are disabled and the AUI and RXD+/- squelch circuits are active.

### TPEX External Components

Figure 1 shows a typical twisted-pair port external components schematic. The resistors used should have a  $\pm 1\%$  tolerance to ensure interoperability with 10BASE-T-compliant networks. Filters and pulse transformers are necessary devices that have a major influence on the performance and compliance of a TPEX-

based MAU. Specifically, the transmitted waveforms are heavily influenced by filter characteristics and the twisted-pair receivers employ several criteria to continuously monitor the incoming signal's amplitude and timing characteristics to determine when and if to assert the internal carrier sense. For these reasons, it is crucial that the values and tolerances of the external components be as specified. Several manufacturers produce a module that combines the functions of the transmit and receive filters and the pulse transformers into one package.




14395D-5

**Note:**

The filter/transformer module shown is available from the following manufacturers: Belfuse, TDK, Pulse Engineering, PCA, Valor Electronics, and Nano Pulse.

**Figure 1. Typical Twisted-Pair Port External Components**

TYPICAL APPLICATIONS



14395D-6

Figure 2. Typical Twisted Pair Ethernet Node



**Table 1. TPEX Compatible Media Interface Modules**

Manufacturer	Part #	Package	Description
Bel Fuse	A556-2006-DE	16-pin 0.3" DIL	Transmit and receive filters and transformers
Bel Fuse	0556-2006-00	14-pin SIP	Transmit and receive filters and transformers
Bel Fuse	0556-2006-01	14-pin SIP	Transmit and receive filters, transformers and common mode chokes
Valor Electronics	PT3877	16-pin 0.3" DIL	Transmit and receive filters and transformers
Valor Electronics	PT3983	8-pin 0.3" DIL	Transmit and receive common mode chokes
Valor Electronics	FL1012	16-pin 0.3" DIL	Transmit and receive filters and transformers, transmit common mode choke
Nano pulse	NP6612	16-pin 0.3" DIL	Transmit and receive filters, transformers and common mode chokes
Nano pulse	NP6581	8-pin 0.3" DIL	Transmit and receive common mode chokes
Nano pulse	NP6696	24-pin 0.6" DIL	Transmit and receive filters, transformers and common mode chokes
TDK	TLA 470	14-pin SIP	Transmit and receive filters and transformers
TDK	HIM3000	24-pin 0.6" DIL	Transmit and receive filters, transformers and common mode chokes
Pulse Engineering	PE65421	16-pin 0.3" DIL	Transmit and receive filters and transformers
Pulse Engineering	SUPRA 1.1	16-pin 0.5" DIL	Transmit and receive filters and transformers, transmit common mode choke
Bel Fuse	0556-6392-00	16-pin 0.5" DIL	Transmit and receive filters, transformers, and common mode chokes

**Table 2. Am79C98 TPEX Compatible AUI Transformers**

Manufacturer	Part #	Package	Description
Bel Fuse	A553-0506-AB	16-pin 0.3" DIL	50 $\mu$ H
Valor Electronics	LT6031	16-pin 0.3" DIL	50 $\mu$ H
TDK	TLA 100-3E	16-pin 0.3" DIL	100 $\mu$ H
Pulse Engineering	PE64106	16-pin 0.3" DIL	50 $\mu$ H



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature: . . . . . -65°C to +150°C  
 Ambient Temperature Under Bias: . . . . . 0°C to +70°C  
 Supply Voltage to AV<sub>SS</sub> or DV<sub>SS</sub>  
 (AV<sub>DD</sub>, DV<sub>DD</sub>): . . . . . -0.3 V to +6 V

*Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.*

## OPERATING RANGES

### Commercial (C) Devices

Temperature (T<sub>A</sub>): . . . . . 0°C to +70°C  
 Supply Voltages (AV<sub>DD</sub>, DV<sub>DD</sub>): . . . . . +5 V ± 5%

*Operating ranges define those limits between which the functionality of the device is guaranteed.*

## DC CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
<b>Digital Input Voltage</b>					
V <sub>IL</sub>	Input LOW Voltage		DV <sub>SS</sub> -0.5	0.8	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	0.5 + DV <sub>DD</sub>	V
<b>Digital Output Voltage</b>					
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL1</sub> = 16 mA (Open drain) I <sub>OL2</sub> = 4.0 mA		0.4	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.4 mA	2.4		V
<b>Digital Input Leakage Current</b>					
I <sub>ILL</sub>	Input Leakage Current	0 < V <sub>IN</sub> < DV <sub>DD</sub> + 0.5 V		10	μA
I <sub>ILD</sub>	Input Leakage Current (Open drain pins, output inactive)	0 < V <sub>IN</sub> < DV <sub>DD</sub> + 0.5 V		500	μA
<b>AUI</b>					
I <sub>IAXD</sub>	Input Current at DO+, DO-	-1 < V <sub>in</sub> < AV <sub>DD</sub> + 0.5 V	-500	500	μA
V <sub>AICM</sub>	DO+/- Open Circuit Input Common Mode Voltage (Bias)	I <sub>IN</sub> = 0 V	AV <sub>DD</sub> - 3.0	AV <sub>DD</sub> - 1.0	V
V <sub>AIDV</sub>	Differential Mode Input Voltage Range (DO+/-)	AV <sub>DD</sub> = 5 V	-2.5	+2.5	V
V <sub>ASQ</sub>	DO+/- Squelch Threshold		160	-275	mV
V <sub>ATH</sub>	DO+ Switching Threshold	(Note 1)	-35	+35	mV
V <sub>AOD</sub>	Differential Output Voltage [(DI+) - (DI-)] OR [(CI+) - (CI-)]	R <sub>L</sub> = 78 Ω	620	1100	mV
V <sub>AODI</sub>	DI+/- & CI+/- Differential Output Voltage Imbalance	R <sub>L</sub> = 78 Ω (Note 1)	-25	+25	mV
V <sub>AODOFF</sub>	DI+/- & CI+/- Differential Idle Output Voltage	R <sub>L</sub> = 78 Ω	-40	+40	mV
I <sub>AODOFF</sub>	DI+/- & CI+/- Differential Idle Output Current	R <sub>L</sub> = 78 Ω (Note 1)	-1	1	mA
V <sub>AOCM</sub>	DI+/- & CI+/- Common Mode Output Voltage	R <sub>L</sub> = 78 Ω	2.5	AV <sub>DD</sub>	V

## DC CHARACTERISTICS (continued)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
<b>Twisted Pair Interface</b>					
I <sub>IRXD</sub>	Input Current at RXD+/-	AV <sub>SS</sub> < V <sub>IN</sub> < AV <sub>DD</sub>	-500	500	μA
R <sub>RXD</sub>	RXD+/- Differential Input Resistance	(Note 1)	10		KΩ
V <sub>TIVB</sub>	RXD+, RXD- Open Circuit Input Voltage (Bias)	I <sub>IN</sub> = 0 mA	AV <sub>DD</sub> - 3.0	AV <sub>DD</sub> - 1.5	V
V <sub>TIDV</sub>	Differential Mode Input Voltage Range (RXD+/-)	AV <sub>DD</sub> = +5 V	-3.1	3.1	V
V <sub>TSQ+</sub>	RXD Positive Squelch Threshold (Peak)	Sinusoid 5 MHz < f < 10 MHz	300	520	mV
V <sub>TSQ-</sub>	RXD Negative Squelch Threshold (Peak)	Sinusoid 5 MHz < f < 10 MHz	-520	-300	mV
V <sub>THS+</sub>	RXD Post-Squelch Positive Threshold (Peak)	Sinusoid 5 MHz < f < 10 MHz	150	293	mV
V <sub>THS-</sub>	RXD Post-Squelch Negative Threshold (Peak)	Sinusoid 5 MHz < f < 10 MHz	-293	-150	mV
V <sub>RXDTH</sub>	RXD Switching Threshold	(Note 1)	-60	60	mV
V <sub>TXH</sub>	TXD+/- and TXP+/- Output HIGH Voltage	(Note 2) DV <sub>SS</sub> = 0 V	DV <sub>DD</sub> - 0.6	DV <sub>DD</sub>	V
V <sub>TXL</sub>	TXD+/- and TXP+/- Output LOW Voltage	(Note 2) DV <sub>DD</sub> = +5 V	DV <sub>SS</sub>	DV <sub>SS</sub> + 0.6	V
V <sub>TXI</sub>	TXD+/- and TXP+/- Differential Output Voltage Imbalance		-40	+40	mV
V <sub>TXOFF</sub>	TXD+/- and TXP+/- Differential Idle Output Voltage	DV <sub>DD</sub> = +5 V	-40	+40	mV
R <sub>TX</sub>	TXD+/- and TXP+/- Differential Driver Output Impedance	(Note 1)		40	Ω
I <sub>IEXT</sub>	Input Current at REXT Pin	R <sub>EXT</sub> = 24.3K Ω ± 1% AV <sub>DD</sub> = +5 V		120	μA
<b>Power Supply Current</b>					
I <sub>DD</sub>	Power Supply Current (Transmitting 10 MHz Data) (Typical TP load)	PRDN/RST = HIGH		115	mA
	Power Supply Current (Transmitting 10 MHz Data) (No TP load)	PRDN/RST = HIGH		90	mA
I <sub>DDPRDN</sub>	Power Supply Current in Power Down Mode	PRDN/RST = LOW		4	mA

**SWITCHING CHARACTERISTICS over COMMERCIAL**

Parameter Symbol	Parameter Description		Min	Max	Unit
<b>Transmit Timing</b>					
tpWODO	DO Pulse Width Accept/Reject Threshold	$ V_{IN}  >  V_{ASQ} $ (Note 3)	15	35	ns
tpWKDO	DO Pulse Width Maintain/Turn-Off Threshold	$ V_{IN}  >  V_{ASQ} $ (Note 4)	105	200	ns
tTON	Transmit Start Up Delay			300	ns
tTSD	Transmit Static Propagation Delay (DO to TXD)			120	ns
tDODION	DO to DI Startup Delay			300	ns
tDODISD	DO to DI Static Propagation Delay			100	ns
tTETD	Transmit End of Transmission		250	450	ns
tTR	Transmitter Rise Time (10% to 90%)			10	ns
tTF	Transmitter Fall Time (90% to 10%)			10	ns
tTM	Transmitter Rise and Fall Time Mismatch			4	ns
tTHD	DO L→H to TXD+ L→H and TXD- H→L Delay	Steady State (Note 1)	tTSD - 1.0	tTSD + 1.0	ns
tTLD	DO H→L to TXD+ H→L and TXD- L→H Delay	Steady State (Note 1)	tTSD - 1.0	tTSD + 1.0	ns
tTHDP	DO L→H to TXP+ H→L and TXP- L→H Delay	Steady State (Note 1)	tTSD + 40	tTSD + 60	ns
tTLDP	DO H→L to TXP+ L→H and TXP- H→L Delay	Steady State (Note 1)	tTSD + 40	tTSD + 60	ns
txMTON	XMT Asserted Delay			100	ns
txMTOFF	XMT De-asserted Delay			300	ns
tPERLP	Idle Signal Period		8	24	ms
tpWLP	Idle Link Test Pulse Width	(Note 1)	75	120	ns
tpWPLP	Predistortion Idle Link Test Pulse Width	(Note 1)	40	60	ns
tJA	Transmit Jabber Activation Time		20	150	ms
tJR	Transmit Jabber Reset Time		250	750	ms
tJREC	Transmit Jabber Recovery Time (Minimum time gap between transmitted packets to prevent jabber activation)		1.0	-	μs




## SWITCHING CHARACTERISTICS (continued)

Parameter Symbol	Parameter Description		Min	Max	Unit
<b>Receive Timing</b>					
tPWKRD	RXD Pulse Width Maintain/Turn-Off Threshold	$ V_{IN}  >  V_{THS} $ (Note 5)	136	200	ns
tRON	Receiver Start Up Delay (RXD to DI+/-)	5 MHz Sinusoid	200	400	ns
tRVB	First Validly Timed Bit on DI+/- (RXD to DI)			tRON + 100	ns
tRSD	Receiver Static Propagation Delay (RXD to DI)			70	ns
tRETD	DI End of Transmission		200		ns
tRHD	RXD L→H to DI+ L→H and DI- H→L Delay	(Note 1)	tRSD - 2.5	tRSD + 2.5	ns
tRLD	RXD H→L to DI+ H→L and DI- L→H Delay	(Note 1)	tRSD - 2.5	tRSD + 2.5	ns
tRR	DI+, DI-, CI+, CI- Rise Time (10% to 90%)			5.0	ns
tRF	DI+, DI-, CI+, CI- Fall Time (10% to 90%)			5.0	ns
tRM	DI+/- & CI+/- Rise and Fall Time Mismatch ( $ t_{RR} - t_{RF} $ )			2.0	ns
tRCVON	RCV Asserted Delay		tRON - 50	tRON + 100	ns
tRCVOFF	RCV De-asserted Delay			tRSD + 250	ns
<b>Collision Detection and SQE Test</b>					
tCON	Collision Turn-On Delay (CI+/-)			500	ns
tCOFF	Collision Turn-Off Delay (CI+/-)			500	ns
tPER	Collision Period (CI+/-)		87	117	ns
tCPW	Collision Output Pulse Width (CI+/-)		40	60	ns
tSQED	SQE Test Delay Time		600	1600	ns
tSQEL	SQE Test Length		500	1500	ns

### Notes:

- Parameter not tested.
- Uses switching test load.
- DO pulses narrower than tPWODO (min) will be rejected; pulses wider than tPWODO (max) will turn internal DO carrier sense on.
- DO pulses narrower than tPWKDO (min) will maintain internal DO carrier sense on; pulses wider than tPWKDO (max) will turn internal DO carrier sense off.
- RXD pulses narrower than tPWKRD (min) will maintain internal RXD carrier sense on; pulses wider than tPWKRD (max) will turn internal RXD carrier sense off.


SWITCHING WAVEFORMS



14395D-8

Transmit Timing


**SWITCHING WAVEFORMS**



14395D-9


**TP Idle Link Test Pulse**

**SWITCHING TEST CIRCUITS**



14395D-10


**TXD Switching Test Circuit**



14395D-11


**TXP Switching Test Circuit**

SWITCHING WAVEFORMS




Receive Timing

RECEIVE TEST CIRCUIT




14395D-13

AUI DI, CI Switching Test Circuit



14395D-14

Collision Timing



14395D-15

SQE Test Timing (SQE Test Pin Connected to Vss)



#### **Trademarks**

Copyright © 1998 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

Am186, Am386, Am486, Am29000, bIMR, eIMR, eIMR+, GigaPHY, HIMIB, ILACC, IMR, IMR+, IMR2, ISA-HUB, MACE, Magic Packet, PCnet, PCnet-FAST, PCnet-FAST+, PCnet-Mobile, QFEX, QFEXr, QuASI, QuEST, QuiET, TAXIchip, TPEX, and TPEX Plus are trademarks of Advanced Micro Devices, Inc.

Microsoft is a registered trademark of Microsoft Corporation.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.