Am79213/Am79C203/031

 $\H{L}e^{n}_{\mathcal{S}}$ erity.

Advanced Subscriber Line Interface Circuit (ASLIC™) Device Advanced Subscriber Line Audio-Processing Circuit (ASLAC™) Device

DISTINCTIVE CHARACTERISTICS

- Performs all of the functions of a codec-filter
- Single channel architecture
- Performs Battery-feed, Ring-trip, Signaling, **Coding, Hybrid and Test (BORSCHT) functions**
- Single hardware design meets multiple country **requirements through software programming**
- Standard microprocessor interface
- Industry standard PCM interface with full-time **slot assignment**
- Monitor of two-wire interface voltage and current **for subscriber line diagnostics**
- **Low idle power per line**
- On-hook transmission
- Only battery and +5 V supplies needed
- Exceeds LSSGR and CCITT central office **requirements**
- Off-hook and ground-key detectors with **programmable thresholds**
- **Programmable line feed characteristics independent of battery voltage**
- **Built-in voice path test modes**
- Analog and digital hybrid balance capability
- Adaptive hybrid balance capability
- Linear power feed with power management and **thermal shutdown features**
- Abrupt and smooth polarity reversal
- Power-cross detection in Ringing and Non**ringing states**
- Software programmable
	- DC loop feed characteristics and current limit
	- Loop supervision detection thresholds
	- Off-hook detect debounce interval
	- Two-wire AC impedance
	- Transhybrid balance
	- Transmit and receive gains
	- Equalization
- Digital I/O pins
- A-law/µ-law selection
- Linear data available on PCM ports for custom **compression and expansion**
- Compatible with inexpensive protection **networks. Accommodates low tolerance fuse resistors while maintaining longitudinal balance to Bellcore specifications.**
- **Power/Service Denial state**
- **Small physical size**
- \blacksquare Integrated ring trip function
- **Four relay drivers with built-in energy absorption zener diodes**
- **Synchronized ring relay operation: zero volts ac on, zero current off**
- Software enabled Normal or Automatic Ring-Trip **state**
- On-chip 12 kHz and 16 kHz metering generation **with on and off meter pulse shaping**
- Supports loop-start and ground-start signaling
- 0[°]C to +70[°]C commercial operation guaranteed **by production testing**
- **–40°C to +85°C temperature range operation available**

Legerity
TABLE OF CONTENTS

LIST OF FIGURES

LIST OF TABLES

 $(L$ egerity.

'gerity The Am79213/Am79C203/031 Advanced Subscriber Line Interface chip set implements a universal telephone line interface function. This enables the design of a single, low cost, high performance, fully software programmable line interface card for multiple country applications world wide. All AC, DC, and signaling parameters are fully programmable via the microprocessor interface.

LINECARD BLOCK DIAGRAM

Additionally, the ASLIC device and ASLAC device have integrated self test and line test capabilities to resolve faults to the line or line circuit. The integrated test capability is crucial for remote applications where dedicated test hardware is not cost effective. The Technical Reference, PID 21325A is recommended to be used with this document.

r,
Legerity.

ORDERING INFORMATION

ASLIC Device

Must order Am79C203 or Am79C2031 with the device below.

Note:

** Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from –40°C to +85°C is guaranteed by characterization and periodic sampling of production units.*

ORDERING INFORMATION (continued)

ASLAC Device

Must order Am79213 with the device below.

Note:

** Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from –40°C to +85°C is guaranteed by characterization and periodic sampling of production units.*

newly released combinations.

re)
Legerity.

CONNECTION DIAGRAMS (continued)

Top View 44-Pin PLCC

 $(L$ egerity.

PIN DESCRIPTIONS ASLIC Device

ASLAC Device

re
Legerity

ASLIC/ASLAC DEVICES FUNCTIONAL DESCRIPTION

The ASLIC/ASLAC devices chip set integrates all functions of the subscriber line. The chip set comprises an ASLIC device and an ASLAC device. The set provides two basic functions: 1) the ASLIC device, a high-voltage, bipolar device that drives the subscriber line, maintains longitudinal balance, and senses line conditions; and 2) the ASLAC device, a low-voltage CMOS device that combines CODEC, DC Feed control, and line supervision. A complete schematic of a linecard using the ASLIC/ASLAC devices chip set is shown in the Figure 7.

The ASLIC device uses reliable, bipolar technology to provide the power necessary to drive a wide variety of subscriber lines. It can be programmed by the ASLAC device to operate in eight different states that control Power Consumption and Signaling states. This enables full control over the subscriber loop. The ASLIC device is customized to be used exclusively with the ASLAC device, providing a two-chip universal line interface. The ASLIC device requires only a +5 V power supply and a negative battery supply for its operation.

The ASLIC device implements a linear loop current feeding method with the enhancement of thermal management to limit the amount of power dissipated on the ASLIC device by dissipating excess power in an external resistor.

The ASLAC device is a high-performance, CMOS CO-DEC/filter device with additional digital filters and circuits that allow software control of transmission, DC Feed, and supervision.

Advanced CMOS technology makes the ASLAC device an economical device that has both the functionality and the low power consumption required by linecard designers to maximize linecard density at minimum cost.

When used with an ASLIC device, the ASLAC device provides a complete software-configurable solution to linecard functions. In addition, the ASLIC/ASLAC devices chip set provides system-level solutions for loop supervisory functions and metering. In total, the ASLIC/ ASLAC devices chip set provides a programmable solution that can satisfy worldwide linecard requirements by software configuration.

All software-programmed coefficients and DC Feed parameters are easily calculated with the AmSLAC3 $\mathrm{^{m}}$ software. This software is provided free of charge and runs on an IBM-compatible PC. It allows the designer to enter a description of system requirements, then the software returns the necessary coefficients and the predicted system response.

The ASLAC device uses the industry standard microprocessor (MPI) and PCM interfaces to communicate with the system and for interfacing to the 64 kilobit per second voice network.

The ASLIC device interface unit inside the ASLAC device processes information regarding line voltages, loop currents, and battery voltage levels. These inputs allow the ASLAC device to place several key ASLIC device performance parameters under programmable supervision.

The main functions that can be observed and/or controlled through the ASLAC device control interface are:

- DC Feed characteristics
- Ground-key detection
- Off-hook detection
- **Metering signal**
- **Longitudinal operating point**
- Subscriber line voltage and currents
■ Ring trip
- Ring trip
- Abrupt and smooth battery polarity reversal

To accomplish these functions, the ASLAC device collects the following information from the ASLIC device and the Central Office system:

- The sum and difference of the currents in each loop leg, ISUM, and IDIF
- **Currents proportional to the:**
	- voltage across the loop (IAB)
	- battery voltage (IBAT)
	- ringing current in the loop (IRTA IRTB)

The outputs supplied by the ASLAC device are then:

- A current proportional to the desired DC loop current (IDC)
- A voltage proportional to the desired longitudinal offset voltage (VLBIAS)
- A 12/16 kHz metering signal (appears on VM for 12/16 kHz teletax)

The ASLAC device performs the CODEC and filter functions associated with the four-wire section of the subscriber line circuitry in a digital switch. These functions involve converting an analog voice signal into digital PCM samples and converting digital PCM samples back into an analog signal. During conversion, digital filters are used to band-limit the voice signals.

The user-programmable filters set the receive and transmit gain, perform the transhybrid balancing function, permit adjustment of the two-wire termination impedance, and provide frequency response adjustment (equalization) of the receive and transmit paths. Adaptive transhybrid balancing is also included.

'Le'gerity. The PCM data can be either 8-bit companded A-law code, 8-bit companded µ-law code, or 16-bit linear code. Voice data is transmitted and received via the PCM highway; control information is written to and read from the ASLAC/ASLIC devices chip set over the microprocessor interface.

Besides the CODEC functions, the ASLAC device provides all the sensing, feedback, and clocking necessary to completely control ASLIC device functions with programmable parameters. The line status is continuously available in the ASLAC Device Signaling Register, which is continuously available via the MPI interface, or on the PCM highway via a user-programmable mode. A programmable interrupt provides added flexibility in monitoring line status. System-level parameters under programmable control include active and disable loop-current limits, feed resistance, and apparent battery-feed voltage. The longitudinal operating point is programmable to optimize the ASLIC device signal swing capability.

The ASLAC device provides signals at 12 or 16 kHz for metering functions. The frequency and level of these signals are programmable.

The ASLAC device provides extensive loop supervision capability, including off-hook, ring-trip, and ground-key detection. Detection thresholds for these functions are programmable. A programmable debounce timer is available that eliminates false detection due to contact bounce. For subscriber line diagnostics, AC and DC line conditions can be monitored using special test modes. Results are read using the MPI commands.

ELECTRICAL REQUIREMENTS

Power Dissipation

Loop resistance = 0 to ∞ (not including fuse resistors), 2 x 50 Ω fuse resistors, VBAT = QBAT = -48 V, VCC = +5 V. For power dissipation measurements, DC Feed conditions are programmed as follows:

VAPP (apparent voltage) = 50.2 V

- ILA (Active state current limit) = 42.3 mA
- ILD (Disable state current limit) = 21.2 mA

RFD (feed resistance) = 807 Ω

VAS (anti-sat activate voltage) = 8.2 V $N2$ (anti-sat feed resistance factor) = 2 VOFF (longitudinal offset voltage) = 6 V RTMG (thermal management resistor) = 1200 Ω RREF (reference current setting resistor) = $7.87 \text{ k}\Omega$

r
Legerity

Table 1. Power Dissipation

Thermal Resistance

The junction-to-air thermal resistance of the ASLIC device in a 32-pin PLCC package will be less than 45°C/W.

The junction-to-air thermal resistance of the ASLAC device in a 32-pin PLCC package will be less than 45°C/W.

The junction-to-air thermal resistance of the ASLAC device in a 44-pin PLCC package will be less than 44°C/W.

ABSOLUTE MAXIMUM ELECTRICAL AND THERMAL RATINGS

ASLIC Device

Note: Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 160°C. The device should never be exposed to this temperature. Operation above 145°C junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information.

ASLAC Device

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Environmental

Operating ranges define those limits over which the functionality of the device is guaranteed by production testing.

** Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from –40°C to +85°C is guaranteed by characterization and periodic sampling of production units.*

PERFORMANCE SPECIFICATIONS

(See note 1) $T_A = 0^\circ \text{C}$ to 70°C unless otherwise noted.

Table 2. ASLIC Device DC Specifications

 $(L$ egerity.

No.	Item	Condition	Min	Typ	Max	Unit	Note
12 ²	ISUM/ILOOP	$ILOOP = 10 mA$	1/333	1/300	1/273		
13	IDIF/ILONG	$ILONG = 10 mA$	1/667	1/600	1/546		
14	Input current, SA and SB pins				3	μA	
15	Input current HPA and HPB pins			0.1	3		4
16	IDC input impedance		1.26	1.8	3	$k\Omega$	
17	K1	Incremental DC current gain		254		A/A	13
18	Metallic offset current			0	-0.4	mA	

Table 2. ASLIC Device DC Specifications (continued)

ASLIC Device Relay Driver Schematic

Table 3. ASLIC Device Relay Driver Specifications

 $(L$ egerity.

Table 4. ASLIC Device Transmission Specifications (continued)

Table 5. ASLAC Device DC Specifications

 $(L$ egerity.

Table 5. ASLAC Device DC Specifications (continued)

┯

 $\sqrt{\underbrace{L}}\underbrace{e}$

No.	Item	Condition	Min	Typ	Max	Unit	Note
1	Insertion loss	Input: 1014 Hz, -10 dBm0 $RG = AR = AX = GR = GX = 0 dB,$ AISN, R, X, B, and Z filters disabled					
	$A-D$	$T_A = 0$ °C to 70°C	-0.25	0	$+0.25$		
		$T_A = -40^{\circ}C$ to 0°C/70°C to 85°C	-0.30	0	$+0.30$		7
	D-A	$T_A = 0$ °C to 70°C	-0.25	0	$+0.25$		
	$A-D + D-A$	$T_A = -40^{\circ}C$ to 0°C/70°C to 85°C $T_A = 70^{\circ}$ C	-0.30 -0.20	0 0	$+0.30$ $+0.20$		
		$T_A = 0$ °C -70°C; VCC = 4.75 - 5.25 V	-0.25	0	$+0.25$		
		$T_A = -40^{\circ}C$ to 0°C/70°C to 85°C	-0.34	0	$+0.34$	dB	
\overline{c}	Level set error (error be- tween setting and actual value)	A-D $AX + GX$	-0.1		$+0.1$		
		D-A $AR + GR$	-0.1		$+0.1$		
3	DR to DX gain in Full Digital Loopback mode	DR input: 1014 Hz, -10 dBm0 $RG = AR = AX = GR = GX = 0 dB$, AISN, R, X, B, and Z filters disabled	-0.3		$+0.3$		
		$T_A = -40^{\circ}C$ to 0°C/70°C to 85°C	-0.35		$+0.4$		
4	Idle channel noise, psophometric weighted $(A$ -law $)$	$AX = 0$ dB $AR = 0$ dB A-D (PCM output)	ESAM.CI		-68	dBm0p	12
		$D-A (V_{OUT})$			-78		
5	Idle channel noise, C-message weighted $(\mu$ -law)	$AX = 0 dB$ $AR = 0$ dB A-D (PCM output), $GX = +8 dB$ $GR = -8 dB$ $D-A$ (2 wire),			$+16$ $+12$	dBrnC0	
6	Coder offset decision	A-D, Input signal = $0 V$, A-law	-5		$+5$	Bits	6
	value, Xn						
$\overline{7}$	GX step size	$0 \leq GX < 10 dB$ $10 \le GX \le 12 dB$			0.1 0.3	dB	$\overline{4}$
8	GR step size	$-12 \leq G$ R ≤ 0 dB			0.1		
$\boldsymbol{9}$	PSRR (V_{CC}) Image frequency	Input: 4800 to 7800 Hz 200 mV p-p Measure 8000 Hz input frequency					
		$A-D$	37			dB	$\overline{4}$
		D-A	37				
10	Group delay $PCLK \geq 1.53$ MHz $PCLK \leq 1.03$ MHz	1014 Hz; -10 dBm0 B, X, R, and Z filters set to default			590 655	μs	4, 14

Table 6. ASLAC Device Transmission and Signaling Specifications

regerity.

Table 6. ASLAC Device Transmission and Signaling Specifications (continued)

Notes:

1. Unless otherwise specified, test conditions are:

 V_{CC} = 5 V, R_{TMG} = 1200 Ω, Q_{BAT} = BAT = −51 V, R_{AB} = 35.7 kΩ, R_{BAT} = R_{BAT2} = 365 kΩ, R_{REF} = 7.87 kΩ, R_{RX} = 75 kΩ, R_L *= 600* Ω*, RSA = RSB = 200 k*Ω*, CHP = 220 nF, CDC1 = 1.0* µ*F, 50* Ω *fuse resistors, RSR1 = RSR2 = 750 k*Ω*,* C_{AD} = C_{BD} = 22 nF, C_B = 100 nF and the following network is connected between V_{TX} and R_{SN} :

Ambient temperature = 70°C Active state, normal polarity for transmission performance 0 dBm = 1 mW @ 600 Ω *(0.775 Vrms)*

Programmed DC Feed conditions:

VAPP (apparent battery voltage) = 50.2 V ILA (Active state loop-current limit) = 47.6 mA ILD (Disable state loop-current limit) = 21.2 mA RFD (DC Feed resistance) = 403 Ω *VAS (anti-sat activate voltage) = 10.3 V N2 (anti-sat feed resistance factor) = 2 VOFF (longitudinal offset voltage) = 8.4 V*

RG = GX = GR = AX = AR = 0 dB

R, X, B, and Z filters set to default

AISN = 0

TSH < ILD

TSH = Programmed switchhook detect threshold current

ILD = Programmed disable limit current

DC Feed conditions are normally set by the ASLAC device. When the ASLIC device is tested by itself, its operating conditions must be simulated as if it were connected to an ideal ASLAC device. When the ASLAC device is tested by itself, its operating conditions must simulate as if it were connected to an ideal ASLIC device.

2. These tests are performed with the following load impedances:

Frequency < 12 kHz - longitudinal impedance = 500 Ω*; metallic impedance = 300* Ω

Frequency > 12 kHz - longitudinal impedance = 90 Ω*; metallic impedance = 135* Ω

- *3. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.*
- *4. Not tested or partially tested in production. This parameter is guaranteed by characterization or correlation to other tests.*
- *5. When the ASLIC/ASLAC devices are in the anti-sat operating region, this parameter will be degraded. The exact degradation will depend on system design.*
- *6. Guaranteed by design.*
- *7. Overall 1.014 kHz insertion loss error of the ASLIC/ASLAC devices kit is guaranteed to be* ≤ *0.34 dB.*
- *8. These VBAT/QBAT, PSRR specifications are valid only when the ASLIC device is used with the ASLAC device that generates the anti-sat reference. Since the anti-sat reference depends upon the battery voltage sensed by the IBAT pin of the ASLAC device, the PSRR of the kit will depend upon the amount of battery filtering provided by CB.*
- *9. Must meet at least one of these specifications.*
- *10. These voltages are referred to VREF.*
- *11. These limits refer to the two-wire output of an ideal ASLIC device but reflect only the capabilities of the ASLAC device.*
- *12. When relative levels (dBm0) are used, the specification holds for any setting of (AX + GX) gain from 0 to 12 dB or (AR + GR + RG) from 0 to –12 dB.*
- *13. This parameter tested by inclusion in another test.*
- *14. The group delay specification is defined as the sum of the minimum values of the group delays for the transmit and the receive* paths when the transmit and receive time slots are identical and the B, X, R, and Z filters are disabled with null coefficients. *For PCLK frequencies between 1.03 MHz and 1.53 MHz, the group delay may vary from one cycle to the next. See also Figure 2, Group Delay Distortion.*
- *15. I/O1 and I/O2 have an additional circuit that pulls the pin High during 3-state.*
- *16. These limits reflect only the capabilities of the ASLAC device.*
- *17. RSR1 = RSR2 = 750 k*Ω*, RGFD1 = 510* Ω*.*
- *18. DC Feed performance derates by 5% when operating from –40°C to 0°C and 70°C to 85°C.*
- *19. Threshold values derate by 5% when operating from –40°C to 0°C and 70°C to 85°C.*
- *20. Power cross and ring trip values derate by 5% when operating from –40°C to 0°C and 70°C to 85°C.*

.
Legerity

In the following section, the transmit path is defined as the section between the analog input to the ASLAC device (VIN) and the PCM voice output of the ASLAC device A-law/µ-law speech compressor (shown in the technical overview document). The receive path is defined as the section between the PCM voice input to the ASLAC device speech expander and the analog output of the ASLAC device (VOUT). All limits defined in this section are tested with $B = 0$, $Z = 0$ and $X = R = RG = 1$.

When RG is enabled, a nominal gain of -6.02 dB is added to the digital section of the receive path. When AR is enabled, a nominal gain of -6.02 dB is added to the analog section of the receive path. When AX is enabled, a nominal gain of $+6.02$ dB is added to the analog section of the transmit path.

When the gains in the transmit path are set to $AX = 0$ dB and $GX = 0$ dB, a 1014 Hz sine wave with a nominal voltage of 0.596 Vrms for µ-law and 0.6 Vrms for A-law at the ASLAC device analog input will correspond to a level of 0 dBm0 at the PCM voice output. Under these conditions, the overload level of the transmit path is 1.25 Vpeak referenced to VREF.

When the gains in the receive path are set to $AR = GR = 0$ dB, a 1014 Hz sine wave with a level of 0 dBm0 at the PCM voice input will correspond to a nominal voltage of 0.596 Vrms for µ-law and 0.6 Vrms for A-law at the analog output of the ASLAC device. Under these conditions, the maximum receive output level is 1.25 Vpeak referenced to VREF.

When relative levels (dBm0) are used in any of the following transmission characteristics, the specification holds for any setting of $(AX + GX)$ gain from 0 to 12 dB or $(AR + GR + RG)$ from 0 to -12 dB.

Attenuation Distortion

The deviations from nominal attenuation will stay within the limits shown in Figure 1. The reference frequency is 1014 Hz and the signal level is -10 dBm0. Minimum transmit attenuation at 60 Hz is 24 dB.

 e^{θ} erity

Group Delay Distortion

For either transmission path, the group delay distortion is within the limits shown in Figure 2. The minimum value of the group delay is taken as the reference. The signal level should be –10 dBm0.

Single Frequency Distortion

The output signal level at any single frequency in the range of 300 Hz to 3400 Hz, other than that due to an applied 0 dBm0 sine wave signal with frequency f₀ in the same frequency range, is less than -46 dBm0. With f₀ swept between 0 to 300 Hz and 3400 Hz to 12 kHz, any generated output signals other than f_0 are less than -28 dBm0. This specification is valid for either transmission path.

Intermodulation Distortion

Two sine wave signals of different frequencies f1 and f2 (not harmonically related) in the range 300 Hz to 3400 Hz and of equal levels in the range -4 dBm0 to -21 dBm0 will not produce $2 \cdot (11 - 12)$ products having a level greater than –42 dB relative to the level of the two input signals.

A sine wave signal in the frequency band 300 Hz to 3400 Hz with input level –9 dBm0 and a 50 Hz signal with input level -23 dBm0 will not produce intermodulation products exceeding a level of -56 dBm0. These specifications are valid for either transmission path.

Gain Linearity

The gain deviation relative to the gain at –10 dBm0 is within the limits shown in Figure 3 (A-law) and Figure 4 (μ law) for either transmission path when the input is a sine wave signal of 1014 Hz.

Note:

Relax specification by 0.05 dB at –40°*C.*

Note:

Relax specification by 0.05 dB at –40°*C.*

Total Distortion, Including Quantizing Distortion

The signal-to-total distortion ratio will exceed the limits shown in Figure 5 for either path when the input signal is a sine wave signal of frequency 1014 Hz.

Improved distortion at lower levels in LSSGR applications can be obtained by proper selection of the GX and GR ranges.

r
Legerity

Overload Compression

Figure 6 shows the acceptable region of operation for input signal levels above the reference input power (0 dBm0). The conditions for this figure are:

(1) 1 dB < transmit path ≤ +12 dB; (2) –12 dB ≤ receive path < –1 dB; (3) digital voice output connected to digital voice input; and (4) measurement analog-to-analog.

SWITCHING CHARACTERISTICS

Microprocessor Interface

Min. and Max. values are valid for all digital outputs with a 100 pF load, except DI/O, DXA, and DXB, which are valid with 150 pF loads.

Table 7. Microprocessor Interface

 $(L$ egerity.

$(L$ egerity

Table 8. PCM Interface

Master Clock

For 2.048 MHz \pm 100 ppm, 4.096 MHz \pm 100 ppm, or 8.192 MHz \pm 100 ppm operation:

Table 9. Master Clock

Notes:

- *1. DCLK may be stopped in the High or Low state indefinitely without loss of information.*
- *2. The PCM clock (PCLK) frequency must be an integer multiple of the frame sync (FS) frequency with an accuracy of 800 ppm relative to the MCLK frequency. This allowance includes any jitter that may occur between the PCM signals (FS, PCLK) and MCLK. The actual PCLK rate is dependent on the number of channels allocated within a frame. The ASLAC device supports 2 to128 channels. The minimum clock frequency is 128 kHz. A PCLK of 1.544 MHz may be used for standard U.S. transmission systems.*
- *3. TSC is delayed from FS by a typical value of N* • *tPCY, where N is the value stored in the time/clock slot register.*
- *4. tTSO is defined as the time at which the output driver turns off. The actual delay time is dependent on the load circuitry. The maximum load capacitance on TSC is 150 pF and the minimum pullup resistance is 360* Ω*.*
- *5. There is special circuitry that will prevent high-power dissipation from occurring when the DXA or DXB pins of two ASLAC devices are tied together and one ASLAC device starts to transmit before the other has gone into a high-impedance state.*
- *6. The first data bit is enabled on the falling edge of Chip Select or on the falling edge of DCLK, whichever occurs last. If chip select is held Low for less than eight clocks, no command or data is accepted. If chip select is held Low for more than eight clocks, the last 8 data bits are used as command or data.*
- 7. The ASLAC device requires 40 cycles of the 8 MHz internal clock (5 µs) between SIO operations. If the MPI is being accessed while the MCLK (or PCLK if in combined clock mode) input is not active, a Chip Select Off time of 20 µs is required.

r
Legerity

$erity$ **SWITCHING WAVEFORMS Input and Output Waveforms for AC Tests**

Master Clock Timing

 $(L$ egerity

Microprocessor Interface (Input Mode)

PCM Highway Timing for XE = 1 (Transmit on Positive PCLK Edge)

 $(L$ egerity.

$$
\bigoplus_{\ell=2}^n \mathcal{C}(\ell)
$$

Table 10. User-Programmable Components

ASLIC/ASLAC DEVICES LINECARD SCHEMATIC

Notes:

- *1. This application ckt is valid only to 2.2 V metering.*
- 2. If the RSB sense resistor is moved so that it is exposed to the ringing voltage, see the discussion in the Line Fault Alarm *section.*

Figure 7. ASLIC/ASLAC Typical Linecard Schematic

Legerity.

 $(L$ egerity —

<u> 1980 - Johann Barnett, fransk politik (</u>

Note:

** Value can be adjusted to suit application.*

PROGRAMMABLE FILTERS

General Description of CSD Coefficients

The filter functions are performed by a series of multiplications and accumulations. A multiplication is accomplished by repeatedly shifting the multiplicand and summing the result with the previous value at that summation node. The method used in the ASLAC device is known as Canonic Signed Digit (CSD) multiplication and splits each coefficient into a series of CSD coefficients.

Each programmable FIR filter section has the following general transfer function:

$$
HF(z) = h_0 + h_1 z^{-1} + h_2 z^{-2} + ... + h_n z^{-n}
$$
 Equation (1)

where the number of taps in the filter $= n + 1$.

The transfer function for IIR part of Z and B filters is:

$$
H1(Z) = \frac{1}{1 - h_{(n+1)}z^{-1}}
$$
 Equation (2)

The values of the user-defined coefficients (h_i) are assigned via the MPI. Each of the coefficients (h_i) is defined in the following general equation:

$$
h_i = B_1 2^{-M_1} + B_2 2^{-M_2} + \dots + B_N 2^{-M_N}
$$
 Equation (3)

where:

 M_i = the number of shifts = $M_i \leq M_i + 1$

$$
B_i = sign = \pm 1
$$

N = number of CSD coefficients.

The value of h_i in Equation 3 represents a decimal number which is broken down into a sum of successive values of:

 \pm 1.0 multiplied by 2⁻⁰, or 2⁻¹, or 2⁻² ... 2⁻⁷

or

 $±1.0$ multiplied by 1, or 1/2, or $1/4$... $1/128$

The limit on the negative powers of 2 is determined by the length of the registers in the ALU.

The coefficient h_i in Equation 3 can be considered to be a value made up of N binary 1s in a binary register where the left part represents whole numbers, the right part represents decimal fractions, and a decimal point separates them. The first binary 1 is shifted M_1 bits to the right of the decimal point; the second binary 1 is shifted M_2 bits to the right of the decimal point; the third binary 1 is shifted M_3 bits to the right of the decimal point, and so on.

Note that when M_1 is 0, the resulting value is a binary 1 in front of the decimal point, that is, no shift. If M_2 is also 0, the result is another binary 1 in front of the decimal point, giving a total value of binary 10 in front of the decimal point (i.e., a decimal value of 2.0). The value of N, therefore, determines the range of values the coefficient h_i can take (e.g., if N = 3 the maximum and minimum values are ± 3 , and if N = 4 the values are between ± 4).

Detailed Description of ASLAC Device Coefficients

The CSD coding scheme in the ASLAC device uses a value called ${\sf m}_{\sf i}$, where ${\sf m}_{\sf i}$ represents the distance shifted right of the decimal point for the first binary 1. m₂ represents the distance shifted to the right of the previous binary 1, and $m₃$ represents the number of shifts to the right of the second binary 1. Note that the range of values determined by N is unchanged. Equation 3 is now modified (in the case of $N = 4$) to:

$$
h_i = B_1 2^{-M_1} + B_2 2^{-M_2} + B_3 2^{-M_3} + B_4 2^{-M_4}
$$
 Equation (4)

$$
h_{i} = C_{1}2^{-m_{1}} + C_{1}C_{2}2^{-(m_{1}+m_{2})} + C_{1}C_{2}C_{3}2^{-(m_{1}+m_{2}+m_{3})} + C_{1}C_{2}C_{3}C_{4}2^{-(m_{1}+m_{2}+m_{3}+m_{4})}
$$
 Equation (5)

$$
h_i = C_1 2^{-m_1} \left\{ 1 + C_2 2^{-m_2} [1 + C_3 2^{-m_3} (1 + C_4 2^{-m_4})] \right\}
$$
 Equation (6)

 Le^\prime gerity

where:

In the ASLAC device, a coefficient, h_i, consists of N CSD coefficients, each being made up of 4 bits and formatted as $C_{xy}m_{xy}$, where C_{xy} is one bit (MSB) and m_{xy} is 3 bits. Each CSD coefficient is broken down as follows:

 C_{xy} is the sign bit (0 = positive, 1 = negative).

 m_{xy} is the 3-bit shift code. It is encoded as a binary number as follows:

- 000: 0 shifts
- 001: 1 shifts
- 010: 2 shifts
- 011: 3 shifts
- 100: 4 shifts
- 101: 5 shifts
- 110: 6 shifts
- 111: 7 shifts
- y is the coefficient number (the i in h_j).

x is the position of this CSD coefficient within the h_i coefficient. The most significant binary 1 is represented by x = 1. The next most significant binary 1 is represented by $x = 2$, and so on.

Thus, $C_{13}m_{13}$ represents the sign and the relative shift position for the first (most significant) binary 1 in the 4th (h₃) coefficient.

The number of CSD coefficients, N, is limited to 4 in the GR, GX, R, X, Z, and the IIR part of the B filter, and 3 for the FIR part of the B filter. Note also that the GX-filter coefficient equation is slightly different from the other filters.

 $h_{iGX} = 1 + h_i$

Equation (7)

Please refer to the Am79213/Am79C203/031 Technical Reference, PID 21325A detailing the commands for complete details on programming the coefficients.

PHYSICAL DIMENSION PL032

$erity$ **RION SUMMARY**

Revision A to Revision B

- Fixed the figure numbering.
- Minor changes were made to the data sheet style and format to conform to Legerity standards.

Revision B to Revision C

- The physical dimension (PL032 and PL044) was added to the Physical Dimension section.
- Updated the Pin Description table to correct inconsistencies.
- Minor changes were made to the data sheet style and format to conform to Legerity standards.

Revision C to Revision D

Page 26, Attenuation Distortion, The sentence "The attenuation of the signal in either path is nominally independent of the frequency" was deleted.

Notes:

Notes:

www.legerity.com

Legerity provides silicon solutions that enhance the performance, speeds time-to-market, and lowers the system cost of our customers' products. By combining process, design, systems architecture, and a complete set of software and hardware support tools with unparalleled factory and worldwide field applications support, Legerity ensures its customers enjoy a smoother design experience. It is this commitment to our customers that places Legerity in a class
by itself. by itself.

The contents of this document are provided in connection with Legerity, Inc. products. Legerity makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in Legerity's Standard Terms and Conditions of Sale, Legerity assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

Legerity's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of Legerity's product could create a situation where personal injury, death, or severe property or environmental damage may occur. Legerity reserves the right to discontinue or make changes to its products at any time without notice.

> **© 2000 Legerity, Inc.** All rights reserved.

Trademarks

Legerity, the Legerity logo, and combinations thereof, and AmSLAC3, ASLAC, and ASLIC are trademarks of Legerity, Inc.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

 $e^{\prime\!\!\!\!/}_\mathcal{E}$ gerity.

P.O. Box 18200 Austin, Texas 78760-8200

Telephone: (512) 228-5400 Fax: (512) 228-5510 North America Toll Free: (800) 432-4009

