

Data Sheet September 13, 2007 FN6378.2

34µA Micro-power Single and Dual Rail-to-Rail Input-Output (RRIO) Low Input Bias Current Op Amps

The ISL28168 and ISL28268 are micro-power operational amplifiers optimized for single supply operation over a power supply range of 2.4VDC to 5.5VDC. These devices draw minimal supply current and operate rail-to-rail at the input and output, while providing excellent DC-accuracy, noise and output drive specifications. Competing devices seriously degrade these parameters to achieve micro-power supply current.

The parts feature an Input Range Enhancement Circuit (IREC) which enables them to maintain CMRR performance for input voltages greater than the positive supply. The input signal is capable of swinging 0.25V above the positive supply and to 100mV below the negative supply with only a slight degradation of the CMRR performance. The output operation is rail-to-rail.

The 1/f corner of the voltage noise spectrum is at 100Hz. This results in low frequency noise performance which can only be found on devices with an order of magnitude higher supply current.

ISL28168 and ISL28268 can be operated from one lithium cell or two Ni-Cd batteries. The ISL28168 contains an enable pin feature that allows the device to be shutdown when not in

Ordering Information

PART NUMBER (Note)	PART MARKING	PACKAGE (Pb-free)	PKG. DWG. #
ISL28168FHZ-T7*	GACA	6 Ld SOT-23	MDP0038
ISL28168FHZ-T7A*	GACA	6 Ld SOT-23	MDP0038
Coming Soon ISL28268FBZ-T7*		8 Ld SOIC	MDP0027
Coming Soon ISL28268FUZ-T7*		8 Ld MSOP	MDP0043

 $^{^{\}star}$ "-T7" and "-T7A" suffix are for tape and reel. Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


Features


- 34µA typical supply current
- · 10pA typical input bias current
- 200kHz gain bandwidth product
- · 2.4V to 5.5V single supply voltage range
- · Rail-to-rail input and output
- Enable pin (ISL28168 only)
- Pb-free (RoHS compliant)

Applications

- · Battery- or solar-powered systems
- 4mA to 20mA current loops
- Handheld consumer products
- Medical devices
- Sensor amplifiers
- ADC buffers
- · DAC output amplifiers

Pinouts





ISL28168, ISL28268

Absolute Maximum Ratings $(T_A = +25^{\circ}C)$

Supply Voltage 5.75V
Supply Turn On Voltage Slew Rate 1V/μs
Differential Input Current 5mA
Differential Input Voltage
Input Voltage
ESD Rating
Human Body Model
Machine Model300V

are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Thermal Information

Thermal Resistance	θ _{JA} (°C/W)
6 Ld SOT-23 Package	230
8 Ld SOIC Package	110
8 Ld MSOP Package	115
Output Short-Circuit Duration	
Ambient Operating Temperature Range40°	C to +125°C
Storage Temperature Range 65°	C to +150°C
Operating Junction Temperature	+125°C
Pb-free reflow profile	ee link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and

result in failures not covered by warranty. IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests

Electrical Specifications $V_{+} = 5V$, $V_{-} = 0V$, $V_{CM} = 2.5V$, $R_{L} = Open$, $T_{A} = +25^{\circ}C$ unless otherwise specified. Boldface limits apply over the operating temperature range, -40°C to +125°C. Temperature data established by characterization.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 1)	TYP	MAX (Note 1)	UNIT
DC SPECIFICA	TIONS	7. 32				
Vos	Input Offset Voltage	6 Ld SOT-23	-1.6 -1.8	±0.09	1.6 1.8	mV
$\frac{\Delta V_{OS}}{\Delta T}$	Input Offset Voltage vs Temperature	.co.		0.3		μV/°C
los	Input Offset Current	T _A = -40°C to +85°C	-35 -80	±5	35 80	рА
I _B	Input Bias Current	T _A = -40°C to +85°C	-30 -80	±10	30 80	рА
CMIR	Common-Mode Voltage Range	Guaranteed by CMRR	0		5	V
CMRR	Common-Mode Rejection Ratio	V _{CM} = 0V to 5V	75 70	98		dB
PSRR	Power Supply Rejection Ratio	V ₊ = 2.4V to 5.5V	80 75	98		dB
A _{VOL}	Large Signal Voltage Gain	V_O = 0.5V to 4.5V, R_L = 100k Ω to V_{CM}	100 75	220		V/mV
		V_{O} = 0.5V to 4.5V, R_{L} = 1k Ω to V_{CM}		45		V/mV
V _{OUT}	Maximum Output Voltage Swing	Output low, $R_L = 100k\Omega$ to V_{CM}		5.5	6 20	mV
		Output low, $R_L = 1k\Omega$ to V_{CM}		135	150 250	mV
		Output high, $R_L = 100k\Omega$ to V_{CM}	4.995 4.993	4.996		V
		Output high, $R_L = 1k\Omega$ to V_{CM}	4.84 4.77	4.874		V
I _{S,ON}	Quiescent Supply Current, Enabled	Per Amp	26 10	34	43 55	μΑ
I _{S,OFF}	Quiescent Supply Current, Disabled (ISL28168)			10	14 19	μΑ
I _O +	Short-Circuit Output Source Current	$R_L = 10\Omega$ to V_{CM}	27 15	30		mA

ISL28168, ISL28268

Electrical Specifications

 V_+ = 5V, V_- = 0V, V_{CM} = 2.5V, R_L = Open, T_A = +25°C unless otherwise specified. **Boldface limits apply over the operating temperature range, -40°C to +125°C.** Temperature data established by characterization. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 1)	TYP	MAX (Note 1)	UNIT
l _O -	Short-Circuit Output Sink Current	$R_L = 10\Omega$ to V_{CM}	22 15	25		mA
V _{SUPPLY}	Supply Operating Range	V ₊ to V ₋	2.4		5.5	٧
V _{INH}	EN Pin High Level (ISL28168)		2			٧
V _{INL}	EN Pin Low Level (ISL28168)				0.8	٧
I _{ENH}	EN Pin Input High Current (ISL28168)	$V \equiv V_{+}$		1	1.5 1.6	μΑ
I _{ENL}	EN Pin Input Low Current (ISL28168)	V EN = V.		12	25 30	nA
AC SPECIFICAT	rons					
GBW	Gain Bandwidth Product	$\begin{aligned} &A_V = 100, R_F = 100 k\Omega, R_G = 1 k\Omega,\\ &R_L = 10 k\Omega to V_{CM} \end{aligned}$		200		kHz
Unity Gain Bandwidth	-3dB Bandwidth	A_V =1, R_F = 0 Ω , V_{OUT} = 10m V_{P-P_r} R_L = 10k Ω to V_{CM}		420		kHz
e _N	Input Noise Voltage Peak-to-Peak	f = 0.1Hz to 10Hz	h	1.4		μV _{P-P}
	Input Noise Voltage Density	f = 0.1Hz to $10Hzf_O = 1kHzf_O = 10kHz$		64		nV/√Hz
i _N	Input Noise Current Density	f _O = 10kHz		0.19		pA/√Hz
CMRR @ 60Hz	Input Common Mode Rejection Ratio	$V_{CM} = 1V_{P-P}$, $R_L = 10k\Omega$ to V_{CM}		-70		dB
PSRR+ @ 120Hz	Power Supply Rejection Ratio - +V	V_+ , V = ±1.2V and ±2.5V, V_{SOURCE} = 1V _{P-P} , R_L = 10k Ω to V_{CM}		-64		dB
PSRR- @ 120Hz	Power Supply Rejection RatioV	V_+ , V = ±1.2V and ±2.5V V_{SOURCE} = $1V_{P-P}$, R_L = $10k\Omega$ to V_{CM}		-85		dB
TRANSIENT RE	SPONSE					
SR	Slew Rate			0.1		V/µs
t _r , t _f , Large Signal	Rise Time, 10% to 90%, V _{OUT}	A_V = +2, V_{OUT} = 1 V_{P-P} , R_g = R_f = 10k Ω R _L = 10k Ω to V_{CM}		10		μs
	Fall Time, 90% to 10%, V _{OUT}	$\begin{aligned} &A_V = +2, V_{OUT} = 1 \\ &V_{P-P}, R_g = R_f = 10 \\ &R_L = 10 \\ &k\Omega \end{aligned}$		9		μs
t _r , t _f , Small Signal	Rise Time, 10% to 90%, V _{OUT}	$A_V = +2$, $V_{OUT} = 10 \text{mV}_{P-P}$, $R_g = R_f = R_L = 10 \text{k}\Omega$ to V_{CM}		650		ns
	Fall Time, 90% to 10%, V _{OUT}	A_V = +2, V_{OUT} = 10m V_{P-P} , R_g = R_f = R_L = 10k Ω to V_{CM}		640		ns
t _{EN}	Enable to Output Turn-on Delay Time, 10% EN to 10% V _{OUT} , (ISL28168)	$V_{\overline{EN}}$ = 5V to 0V, A_V = +2, R_g = R_f = R_L = 1k to V_{CM}		15		μs
	Enable to Output Turn-off Delay Time, 10% EN to 10% V _{OUT} , (ISL28168)	$V_{\overline{EN}} = 0V \text{ to 5V, } A_V = +2,$ $R_g = R_f = R_L = 1k \text{ to } V_{CM}$		0.5		μs

NOTE:

1. Parts are 100% tested at +25°C. Over temperature limits established by characterization and are not production tested.

Typical Performance Curves V₊ = 5V, V₋ = 0V, V_{CM} = 2.5V, R_L = Open




FIGURE 1. GAIN vs FREQUENCY vs FEEDBACK RESISTOR VALUES Rf/Rq




FIGURE 2. GAIN vs FREQUENCY vs V_{OUT} , $R_L = 1k$




FIGURE 3. GAIN vs FREQUENCY vs V_{OUT}, R_L = 10k




FIGURE 4. GAIN vs FREQUENCY vs V_{OUT}, R_L = 100k




FIGURE 5. GAIN vs FREQUENCY vs R_I




FIGURE 6. FREQUENCY RESPONSE vs CLOSED LOOP GAIN




FIGURE 7. GAIN vs FREQUENCY vs SUPPLY VOLTAGE




FIGURE 8. GAIN vs FREQUENCY vs CI




FIGURE 9. CMRR vs FREQUENCY, V₊ = 2.4V AND 5V




FIGURE 10. PSRR vs FREQUENCY, V_+ , $V_- = \pm 1.2V$




FIGURE 11. PSRR vs FREQUENCY, V₊, V₋ = ±1.2V




FIGURE 12. INPUT VOLTAGE NOISE DENSITY vs FREQUENCY




FIGURE 13. INPUT CURRENT NOISE DENSITY vs FREQUENCY




FIGURE 14. INPUT VOLTAGE NOISE 0.1Hz TO 10Hz




FIGURE 15. LARGE SIGNAL STEP RESPONSE




FIGURE 16. SMALL SIGNAL STEP RESPONSE




FIGURE 17. ISL28168 ENABLE TO OUTPUT RESPONSE




FIGURE 18. INPUT OFFSET VOLTAGE vs COMMON MODE INPUT VOLTAGE




FIGURE 19. INPUT BIAS CURRENT vs COMMON MODE INPUT VOLTAGE




FIGURE 20. SUPPLY CURRENT ENABLED vs TEMPERATURE, V_+ , $V_- = \pm 2.5V$




FIGURE 21. SUPPLY CURRENT DISABLED vs TEMPERATURE, V_+ , $V_- = \pm 2.5V$




FIGURE 22. V_{OS} (SOT PKG) vs TEMPERATURE, V_{IN} = 0V, V_+ , V_- = ± 2.75 V




FIGURE 23. V_{OS} (SOT PKG) vs TEMPERATURE, V_{IN} = 0V, V_{+} , V_{-} = ± 2.5 V




FIGURE 24. V_{OS} (SOT PKG) vs TEMPERATURE, V_{IN} = 0V, V_{+} , V_{-} = $\pm 1.2 V$




FIGURE 25. I_{BIAS} + vs TEMPERATURE, V_+ , V_- = ±2.5V




FIGURE 26. I_{BIAS}- vs TEMPERATURE, V₊, V₋ = ±2.5V




FIGURE 27. I_{BIAS} + vs TEMPERATURE, V_+ , $V_- = \pm 1.2V$




FIGURE 28. I_{BIAS} - vs TEMPERATURE, V_+ , $V_- = \pm 1.2V$




FIGURE 29. I_{OS} vs TEMPERATURE, V_+ , $V_- = \pm 2.5$




FIGURE 30. I_{OS} vs TEMPERATURE, V_+ , $V_- = \pm 1.2V$




FIGURE 31. CMRR vs TEMPERATURE, V_{CM} = -2.5V TO +2.5V, V_{+} , V_{-} = ±2.5V




FIGURE 32. PSRR vs TEMPERATURE, V_{+} , $V_{-} = \pm 1.2 \text{V TO } \pm 2.75 \text{V}$




FIGURE 33. A_{VOL} vs TEMPERATURE, V_{+} , V_{-} = ±2.5V, V_{O} = -2V to +2V, R_{L} = 100k




FIGURE 34. A_{VOL} vs TEMPERATURE, V_+ , $V_- = \pm 2.5V$, $V_O = -2V$ to +2V, $R_L = 1k$




FIGURE 35. V_{OUT} HIGH vs TEMPERATURE, V_{+} , V_{-} = ±2.5V, R_{L} = 1k




FIGURE 36. V_{OUT} HIGH vs TEMPERATURE, V_+ , $V_- = \pm 2.5V$, $R_L = 100k$




FIGURE 37. V_{OUT} LOW vs TEMPERATURE, $V_{+,}$ V_{-} = ±2.5V, R_{L} = 1k




FIGURE 38. V_{OUT} LOW vs TEMPERATURE, V_{+} , V_{-} = ±2.5V, R_{L} = 100k




FIGURE 39. I_O+ SHORT CIRCUIT OUTPUT CURRENT vs TEMPERATURE, V_{IN} = -2.55V, R_L = 10k, V_{+} , V_{-} = ±2.5V




FIGURE 40. I_O- SHORT CIRCUIT OUTPUT CURRENT vs TEMPERATURE, V_{IN} = +2.55V, R_L = 10k, V_+ , V_- = ±2.5V

Pin Descriptions

ISL28168 (6 Ld SOT-23)	ISL28268 (8 Ld SOIC) (8 Ld MSOP)	PIN NAME	FUNCTION	EQUIVALENT CIRCUIT
		NC	Not connected	
4	2 (A) 6 (B)	IN- IN- (A) IN- (B)	inverting input	IN- D- DIN+
				Circuit 1
3	3 (A) 5 (B)	IN+ IN+ (A) IN+ (B)	Non-inverting input	See Circuit 1
2	4	V-	Negative supply	V+ CAPACITIVELY COUPLED ESD CLAMP Circuit 2
1	1 (A) 7 (B)	OUT OUT (A) OUT (B)	Output	V+ V- Circuit 3
6	8	V+	Positive supply	See Circuit 2
5		ĒN	Chip enable	LOGIC PIN V-

Applications Information

Introduction

The ISL28168 is a single CMOS rail-to-rail input, output (RRIO) operational amplifier with an enable feature. The ISL28268 is a dual version without the enable feature. Both devices are designed to operate from single supply (2.4V to 5.5V) or dual supplies $(\pm 1.2V \text{ to } \pm 2.75V)$.

Rail-to-Rail Input/Output

Many rail-to-rail input stages use two differential input pairs, a long-tail PNP (or PFET) and an NPN (or NFET). Severe penalties have to be paid for this circuit topology. As the input signal moves from one supply rail to another, the operational amplifier switches from one input pair to the

other causing drastic changes in input offset voltage and an undesired change in magnitude and polarity of input offset current.

The ISL28168 and ISL28268 achieve input rail-to-rail operation without sacrificing important precision specifications and degrading distortion performance. The devices' input offset voltage exhibits a smooth behavior throughout the entire common-mode input range. The input bias current versus the common-mode voltage range gives us an undistorted behavior from typically 100mV below the negative rail and 0.25V higher than the V+ rail. The CMOS output stage features excellent drive capability, typically swinging to within 6mV of either rail with a 100k Ω load.

Results of Over-Driving the Output

Caution should be used when over-driving the output for long periods of time. Over-driving the output can occur in two ways. 1) the input voltage times the gain of the amplifier exceeds the supply voltage by a large value, or 2) The output current required is higher than the output stage can deliver. These conditions can result in a shift in the Input Offset Voltage (VOS) as much as $1\mu V/hr.$ of exposure under these condition.

IN+ and IN- Input Protection

All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. They also contain back-to-back diodes across the input terminals (Pin Description Table - Circuit 1). For applications where the input differential voltage is expected to exceed 0.5V, an external series resistor must be used to ensure the input currents never exceed 5mA (Figure 41).




FIGURE 41. INPUT CURRENT LIMITING

Enable/Disable Feature

The ISL28168 offers an EN pin that disables the device when pulled up to at least 2.0V. In the disabled state (output in a high impedance state), the part consumes typically 10µA at room temperature. By disabling the part, multiple ISL28168 parts can be connected together as a MUX. In this configuration, the outputs are tied together in parallel and a channel can be selected by the EN pin. The loading effects of the feedback resistors of the disabled amplifier must be considered when multiple amplifier outputs are connected together. Note that feed through from the IN+ to IN- pins occurs on any Mux Amp disabled channel where the input differential voltage exceeds 0.5V (e.g., active channel $V_{OLIT} = 1V$, while disabled channel $V_{IN} = GND$), so the mux implementation is best suited for small signal applications. If large signals are required, use series IN+ resistors, or large value R_F, to keep the feed through current low enough to minimize the impact on the active channel. See "Limitations of the Differential Input Protection" on page 12 for more details. The EN pin also has an internal pull down. If left open, the EN pin will pull to the negative rail and the device will be enabled by default. The EN pin should never be left floating. The EN pin should be connected directly to the -V pin when not used.

Limitations of the Differential Input Protection

If the input differential voltage is expected to exceed 0.5V, an external current limiting resistor must be used to ensure the

input current never exceeds 5mA. For non inverting unity gain applications, the current limiting can be via a series IN+ resistor, or via a feedback resistor of appropriate value. For other gain configurations, the series IN+ resistor is the best choice, unless the feedback ($R_{\mbox{\scriptsize F}}$) and gain setting ($R_{\mbox{\scriptsize G}}$) resistors are both sufficiently large to limit the input current to 5mA.

Large differential input voltages can arise from several sources:

- 1) During open loop (comparator) operation. Used this way, the IN+ and IN- voltages don't track, so differentials arise.
- 2) When the amplifier is disabled but an input signal is still present. An R_L or R_G to GND keeps the IN- at GND, while the varying IN+ signal creates a differential voltage. Mux Amp applications are similar, except that the active channel V_{OUT} determines the voltage on the IN- terminal.
- 3) When the slew rate of the input pulse is considerably faster than the op amp's slew rate. If the V_{OUT} can't keep up with the IN+ signal, a differential voltage results, and visible distortion occurs on the input and output signals. To avoid this issue, keep the input slew rate below $0.1V/\mu s$, or use appropriate current limiting resistors.

Large (>2V) differential input voltages can also cause an increase in disabled I_{CC}.

Using Only One Channel

The ISL28268 is a dual op amp. If the application only requires one channel, the user must configure the unused channel to prevent it from oscillating. The unused channel will oscillate if the input and output pins are floating. This will result in higher than expected supply currents and possible noise injection into the channel being used. The proper way to prevent this oscillation is to short the output to the negative input and ground the positive input (as shown in Figure 42).



FIGURE 42. PREVENTING OSCILLATIONS IN UNUSED CHANNELS

Proper Layout Maximizes Performance

To achieve the maximum performance of the high input impedance and low offset voltage, care should be taken in the circuit board layout. The PC board surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board will reduce surface moisture and provide a humidity barrier, reducing parasitic resistance on the board. When input leakage current is a concern, the use of guard rings around the amplifier inputs will further reduce leakage currents. Figure 43 shows a guard ring example for a unity gain amplifier that uses the low impedance amplifier output at the

same voltage as the high impedance input to eliminate surface leakage. The guard ring does not need to be a specific width, but it should form a continuous loop around both inputs. For further reduction of leakage currents, components can be mounted to the PC board using Teflon standoff insulators.




FIGURE 43. GUARD RING EXAMPLE FOR UNITY GAIN AMPLIFIER

Current Limiting

These devices have no internal current-limiting circuitry. If the output is shorted, it is possible to exceed the Absolute Maximum Rating for output current or power dissipation, potentially resulting in the destruction of the device.

Power Dissipation

It is possible to exceed the +125°C maximum junction temperatures under certain load and power-supply conditions. It is therefore important to calculate the maximum junction temperature (T_{JMAX}) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related as follows:

$$T_{JMAX} = T_{MAX} + (\theta_{JA} x PD_{MAXTOTAL})$$
 (EQ. 1)

where:

- P_{DMAXTOTAL} is the sum of the maximum power dissipation of each amplifier in the package (PD_{MAX})
- PD_{MAX} for each amplifier can be calculated as follows:


$$PD_{MAX} = 2*V_{S} \times I_{SMAX} + (V_{S} - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_{L}}$$
(EQ. 2)


where:


- T_{MAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package
- PDMAX = Maximum power dissipation of 1 amplifier
- V_S = Supply voltage (Magnitude of V₊ and V₋)
- I_{MAX} = Maximum supply current of 1 amplifier
- V_{OUTMAX} = Maximum output voltage swing of the application
- R_I = Load resistance



SOT-23 Package Family







MDP0038

SOT-23 PACKAGE FAMILY


	MILLIM		
SYMBOL	SOT23-5	SOT23-6	TOLERANCE
А	1.45	1.45	MAX
A1	0.10	0.10	±0.05
A2	1.14	1.14	±0.15
b	0.40	0.40	±0.05
С	0.14	0.14	±0.06
D	2.90	2.90	Basic
E	2.80	2.80	Basic
E1	1.60	1.60	Basic
е	0.95	0.95	Basic
e1	1.90	1.90	Basic
L	0.45	0.45	±0.10
L1	0.60	0.60	Reference
N	5	6	Reference


Rev. F 2/07


NOTES:


- 1. Plastic or metal protrusions of 0.25mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25mm maximum per side are not included.
- 3. This dimension is measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 5. Index area Pin #1 I.D. will be located within the indicated zone (SOT23-6 only).
- 6. SOT23-5 version has no center lead (shown as a dashed line).

Small Outline Package Family (SO)









MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)


	INCHES								
SYMBOL	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	TOLERANCE	NOTES
Α	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
Е	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
N	8	14	16	16	20	24	28	Reference	-


Rev. M 2/07


NOTES:


- 1. Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994

Mini SO Package Family (MSOP)









MDP0043

MINI SO PACKAGE FAMILY

	MILLIMETERS			
SYMBOL	MSOP8	MSOP10	TOLERANCE	NOTES
А	1.10	1.10	Max.	-
A1	0.10	0.10	±0.05	-
A2	0.86	0.86	±0.09	-
b	0.33	0.23	+0.07/-0.08	-
С	0.18	0.18	±0.05	-
D	3.00	3.00	±0.10	1, 3
E	4.90	4.90	±0.15	-
E1	3.00	3.00	±0.10	2, 3
е	0.65	0.50	Basic	-
L	0.55	0.55	±0.15	-
L1	0.95	0.95	Basic	-
N 3	8	10	Reference	-

Rev. D 2/07

NOTES:

- Plastic or metal protrusions of 0.15mm maximum per side are not included.
- Plastic interlead protrusions of 0.25mm maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com