CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

1CLR

1CLK

1PRE

1J [2 1K

CD54AC109 . . . F PACKAGE CD74AC109 ... E OR M PACKAGE

(TOP VIEW)

1

3

4

7

П 5

1Q [6

1Q [

GND [8 16 🛛 V_{CC}

14 🛛 2J

13 🛛 2 K

15 2CLR

12 2CLK

11 2PRE

10 2Q

9 2 Q

SCHS326 – JANUARY 2003

- AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the **Supply Voltage**
- Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption
- **Balanced Propagation Delays**
- ±24-mA Output Drive Current Fanout to 15 F Devices
- SCR-Latchup-Resistant CMOS Process and **Circuit Design**
- Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015

description/ordering information

The 'AC109 devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs can be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding \overline{K} and tying J high. They also can perform as D-type flip-flops if J and \overline{K} are tied together.

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – E	Tube	CD74AC109E	CD74AC109E
–55°C to 125°C	SOIC – M	Tape and reel	CD74AC109M96	AC109M
	CDIP – F	Tube	CD54AC109F3A	CD54AC109F3A

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS326 – JANUARY 2003

			TION T ch flip-f			
		INPUTS			OUTF	PUTS
PRE	CLR	CLK	J	ĸ	Q	Ø
L	Н	Х	Х	Х	Н	L
Н	L	Х	Х	Х	L	н
L	L	х	Х	х	н†	Hţ
Н	Н	\uparrow	L	L	L	Н
Н	Н	\uparrow	Н	L	Тод	gle
Н	Н	\uparrow	L	н	Q0	Q0
Н	Н	\uparrow	н	н	н	L
Н	Н	L	Х	Х	Q0	Q0

[†] Unpredictable and unstable condition if both PRE and CLR go low simultaneously

logic diagram, each flip-flop (positive logic)





CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCH5326 – JANUARY 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 6 V
Input clamp current, I_{IK} ($V_I < 0$ V or $V_I > V_{CC}$) (see Note 1)	
Output clamp current, I_{OK} (V _O < 0 V or V _O > V _{CC}) (see Note 1)	±50 mA
Continuous output current, $I_O (V_O > 0 V \text{ or } V_O < V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 2): E package	67°C/W
M package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			T _A = 2	25°C	–55°C to 125°C		–40°C to 85°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
VCC	Supply voltage		1.5	5.5	1.5	5.5	1.5	5.5	V
		V _{CC} = 1.5 V	1.2		1.2		1.2		
ViH	High-level input voltage	$V_{CC} = 3 \vee$	2.1		2.1		2.1		V
		V _{CC} = 5.5 V	3.85		3.85		3.85		
	L Low-level input voltage	V _{CC} = 1.5 V		0.3		0.3		0.3	
VIL		$V_{CC} = 3 V$		0.9		0.9		0.9	V
		$V_{CC} = 5.5 V$		1.65		1.65		1.65	
VI	Input voltage		0	VCC	0	VCC	0	VCC	V
Vo	Output voltage		0	VCC	0	VCC	0	VCC	V
ЮН	High-level output current	$V_{CC} = 4.5 V \text{ to } 5.5 V$		-24		-24		-24	mA
IOL	Low-level output current	V_{CC} = 4.5 V to 5.5 V		24		24		24	mA
Δt/Δv	Input transition rise or fall rate	V_{CC} = 1.5 V to 3 V		50		50		50	ns/V
ΔυΔν	Input transition rise or fall rate	V_{CC} = 3.6 V to 5.5 V		20		20		20	115/ V

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCH5326 – JANUARY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V_{CC} $T_A = 25^{\circ}C$		–55°C to 125°C	–40°C to 85°C	UNIT
				MIN MAX	MIN MAX	MIN MAX	
			1.5 V	1.4	1.4	1.4	
		I _{OH} = -50 μA	3 V	2.9	2.9	2.9	
			4.5 V	4.4	4.4	4.4	
Vон	VI = VIH or VIL	$I_{OH} = -4 \text{ mA}$	3 V	2.58	2.4	2.48	V
		$I_{OH} = -24 \text{ mA}$ $I_{OH} = -50 \text{ mA}^{\dagger}$	4.5 V	3.94	3.7	3.8	
			5.5 V		3.85		
		I _{OH} = -75 mA†	5.5 V			3.85	
			1.5 V	0.1	0.1	0.1	
		I _{OL} = 50 μA	3 V	0.1	0.1	0.1	
			4.5 V	0.1	0.1	0.1	
VOL	VI = VIH or VIL	I _{OL} = 12 mA	3 V	0.36	0.5	0.44	V
		I _{OL} = 24 mA	4.5 V	0.36	0.5	0.44	
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V	4,30	1.65		
		I _{OL} = 75 mA†	5.5 V	A SE		1.65	
lj	$V_I = V_{CC} \text{ or } GND$		5.5 V	±0.1	±1	±1	μA
ICC	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V	4	80	40	μA
Ci				10	10	10	pF

[†] Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

timing requirements over recommended operating free-air temperature range, $V_{CC} = 1.5 V$ (unless otherwise noted)

			–55°C to 125°C		-40°C to 85°C		
			MIN	MAX	MIN	MAX	
fclock	Clock frequency			8		9	MHz
+	Pulse duration	CLK high or low	63		55		20
tw		CLR or PRE low	56		49		ns
t _{su}	Setup time, before CLK [↑]	J or K	69		61		ns
t _h	Hold time, after CLK [↑]	J or K	0		0		ns
t _{rec}	Recovery time, before CLK↑	CLR↑ or PRE↑	31		27		ns

CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCH5326 – JANUARY 2003

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

			–55° 125		-40°C to 85°C MIN MAX		UNIT
			MIN	MAX			
fclock	Clock frequency			71		81	MHz
+	Pulse duration	CLK high or low	7		6		20
tw		CLR or PRE	6.3		5.5		ns
t _{su}	Setup time, before CLK [↑]	J or K	7.7		6.8		ns
t _h	Hold time, after CLK↑	J or K	0		0		ns
trec	Recovery time, before CLK1	CLR↑ or PRE↑	3.5		3.1		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

				–55°(125		–40°C to 85°C		UNIT
				MIN	MAX	MIN	MAX	
fclock	Clock frequency		4, 39, 14	~	100		114	MHz
	Pulse duration		CLK high or low	5		4.4		
t _w		30 2	CLR or PRE	4.5		3.9		ns
t _{su}	Setup time, before CLK1	C.L.	J or K	5.5		4.8		ns
th	Hold time, after CLK↑		J or K	0		0		ns
t _{rec}	Recovery time, before CLK1		CLR↑ or PRE↑	2.5		2.2		ns

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 1.5 \text{ V}$, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		–55°C to 125°C		–40°C to 85°C	
		MIN	MAX	MIN	MAX		
fmax			8		9		MHz
tour	CLK	Q or Q		129		117	
^t PLH	CLR or PRE			153		139	ns
	CLK	Q or Q		129		117	
^t PHL	CLR or PRE			153		139	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		–55°C to 125°C		–40°C to 85°C	
		MIN	MAX	MIN	MAX		
fmax			71		81		MHz
ta ,	CLK	Q or Q	3.6	14.4	3.7	13.1	-
^t PLH	CLR or PRE		4.3	17.1	4.4	15.5	ns
t-	CLK	Q or \overline{Q}	3.6	14.4	3.7	13.1	-
^t PHL	CLR or PRE		4.3	17.1	4.4	15.5	ns



CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS326 – JANUARY 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55°C to 125°C		–40°C to 85°C		UNIT
		(001F01)	MIN	MAX	MIN	MAX	
f _{max}			100		114		MHz
t=	CLK	Q or Q	2.6	10.3	2.7	9.4	20
^t PLH	CLR or PRE		3.1	12.2	3.2	11.1	ns
t 	CLK	Q or Q	2.6	10.3	2.7	9.4	20
^t PHL	CLR or PRE		3.1	12.2	3.2	11.1	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C


	PARAMETER	TYP	UNIT
Cpd	Power dissipation capacitance	56	pF






CD54AC109, CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCHS326 – JANUARY 2003



- D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tPLH and tPHL are the same as tpd.
- G. t_{PZL} and t_{PZH} are the same as t_{en} .
- H. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- I. All parameters and waveforms are not applicable to all devices.





29-Jun-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD54AC109F3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD74AC109E	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74AC109EE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74AC109M96	ACTIVE	SOIC	D	16	2500	Green (RoHS 8 no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC109M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS 8 no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

- 28

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE

PINS ** 14 16 18 20 DIM 0.300 0.300 0.300 0.300 В А (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 8 14 0.785 1.060 .840 0.960 B MAX (19,94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7,62) (7, 62)(7, 87)C MIN 7 0.245 0.245 0.220 0.245 0.065 (1,65) 0.045 (1,14) (6, 22)(6, 22)(5, 59)(6, 22)0.060 (1,52) - 0.005 (0,13) MIN Α -0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0°-15° 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03


NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.

- \triangle Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



All linear dimensions are in inches (millimeters). NOTES: Α.

- B. This drawing is subject to change without notice.
- 🖄 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side. E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated

Wireless

www.ti.com/wireless