

The CD54HCT161 is obsolete and no longer is supplied.

CD54/74HC161, CD54/74HCT161, CD54/74HC163, CD54/74HC163

Data sheet acquired from Harris Semiconductor SCHS154D

February 1998 - Revised October 2003

High-Speed CMOS Logic Presettable Counters

Features

- 'HC161, 'HCT161 4-Bit Binary Counter, Asynchronous Reset
- 'HC163, 'HCT163 4-Bit Binary Counter, Synchronous Reset
- · Synchronous Counting and Loading
- Two Count Enable Inputs for n-Bit Cascading
- · Look-Ahead Carry for High-Speed Counting
- Fanout (Over Temperature Range)
 - Standard Outputs......10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility,
 V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, I₁ ≤ 1μA at VOL, VOH

Description

The 'HC161, 'HCT161, 'HC163, and 'HCT163 are presettable synchronous counters that feature look-ahead carry logic for use in high-speed counting applications. The 'HC161 and 'HCT161 are asynchronous reset decade and binary counters, respectively; the 'HC163 and 'HCT163 devices are decade and binary counters, respectively, that are reset synchronously with the clock. Counting and parallel presetting are both accomplished synchronously with the negative-to-positive transition of the clock.

A low level on the synchronous parallel enable input, SPE, disables counting operation and allows data at the P0 to P3 inputs to be loaded into the counter (provided that the setup and hold requirements for SPE are met).

All counters are reset with a low level on the Master Reset input, MR. In the 'HC163 and 'HCT163 counters (synchronous reset types), the requirements for setup and hold time with respect to the clock must be met.

Two count enables, PE and TE, in each counter are provided for n-bit cascading. In all counters reset action occurs regardless of the level of the $\overline{\text{SPE}}$, PE and TE inputs (and the clock input, CP, in the 'HC161 and 'HCT161 types).


If a decade counter is preset to an illegal state or assumes an illegal state when power is applied, it will return to the normal sequence in one count as shown in state diagram.

The look-ahead carry feature simplifies serial cascading of the counters. Both count enable inputs (PE and TE) must be high to count. The TE input is gated with the Q outputs of all four stages so that at the maximum count the terminal count (TC) output goes high for one clock period. This TC pulse is used to enable the next cascaded stage.

Ordering Information

12		
PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC161F3A	-55 to 125	16 Ld CERDIP
CD54HC163F3A	-55 to 125	16 Ld CERDIP
CD54HCT163F3A	-55 to 125	16 Ld CERDIP
CD74HC161E	-55 to 125	16 Ld PDIP
CD74HC161M	-55 to 125	16 Ld SOIC
CD74HC161MT	-55 to 125	16 Ld SOIC
CD74HC161M96	-55 to 125	16 Ld SOIC
CD74HC163E	-55 to 125	16 Ld PDIP
CD74HC163M	-55 to 125	16 Ld SOIC
CD74HC163MT	-55 to 125	16 Ld SOIC
CD74HC163M96	-55 to 125	16 Ld SOIC
CD74HCT161E	-55 to 125	16 Ld PDIP
CD74HCT161M	-55 to 125	16 Ld SOIC
CD74HCT161MT	-55 to 125	16 Ld SOIC
CD74HCT161M96	-55 to 125	16 Ld SOIC
CD74HCT163E	-55 to 125	16 Ld PDIP
CD74HCT163M	-55 to 125	16 Ld SOIC
CD74HCT163MT	-55 to 125	16 Ld SOIC
CD74HCT163M96	-55 to 125	16 Ld SOIC

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250



MODE SELECT - FUNCTION TABLE FOR 'HC161 AND 'HCT161

				OUTPUTS				
OPERATING MODE	MR	СР	PE	TE	SPE	P _n	Q _n	TC
Reset (Clear)	L	Х	Х	Х	Х	Х	L	L
Parallel Load	Н	1	Х	Х	I	I	L	L
	Н	1	Х	Х	I	h	Н	(Note 1)
Count	Н	1	h	h	h (Note 3)	Х	Count	(Note 1)
Inhibit	Н	Х	I (Note 2)	Х	h (Note 3)	Х	q _n	(Note 1)
	Н	Х	Х	I (Note 2)	h (Note 3)	Х	q _n	L

MODE SELECT - FUNCTION TABLE FOR 'HC163 AND 'HCT163

			OUTPUTS					
OPERATING MODE	MR	СР	PE	TE	SPE 4	P _n	Q _n	TC
Reset (Clear)	I	1	Х	X	X	Х	L	L
Parallel Load	h (Note 3)	1	Х	×	C		L	L
	h (Note 3)	1	X	X	1111	h	Н	(Note 1)
Count	h (Note 3)	1	h	h	h (Note 3)	Х	Count	(Note 1)
Inhibit	h (Note 3)	X	I (Note 2)	Х	h (Note 3)	Х	q _n	(Note 1)
	h (Note 3)	Х	×	I (Note 2)	h (Note 3)	Х	q _n	L

H = High voltage level steady state; $L = Low\ voltage\ level$ steady state; $h = High\ voltage\ level$ one setup time prior to the Low-to-High clock transition; $I = Low\ voltage\ level$ one setup time prior to the Low-to-High clock transition; $X = Don't\ Care$; $Q = Lower\ case\ letters\ indicate\ the state\ of\ the\ referenced\ output\ prior\ to\ the\ Low-to-High\ clock\ transition.$ NOTES:

- 1. The TC output is High when TE is High and the counter is at Terminal Count (HHHH for HC/HCT161 and 'HC/HCT163).
- 2. The High-to-Low transition of PE or TE on the 'HC/HCT161 and the 'HC/HCT163 should only occur while CP is HIGH for conventional operation.
- 3. The Low-to-High transition of $\overline{\text{SPE}}$ on the 'HC/HCT161 and $\overline{\text{SPE}}$ or $\overline{\text{MR}}$ on the 'HC/HCT163 should only occur while CP is HIGH for conventional operation.

Absolute Maximum Ratings

DC Supply Voltage, VCC $\,$ -0.5V to 7V $\,$ DC Input Diode Current, I_{IK} DC Output Diode Current, I_{OK} DC Drain Current, per Output, IO DC Output Source or Sink Current per Output Pin, IO

Thermal Information

Thermal Resistance (Typical, Note 4)	θ _{JA} (°C/W)
E (PDIP) Package	67
M (SOIC) Package	73
Maximum Junction Temperature	150 ⁰ C
Maximum Storage Temperature Range65	^o C to 150 ^o C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

Operating Conditions

Temperature Range, T_A
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V _I , V _O
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

4. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

<u> </u>												
		CONDIT				25°C		-40°C 1	O 85°C	-55 ⁰ C T	O 125°C	4
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
High Level Input	V _{IH}		-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	V _{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	VoH	V _{IH} or V _{IL}	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
OWOO LOAGS			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output			-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
TTE LOADS			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V _{OL}	V _{IH} or V _{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
OWOO LOAGS			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output	7		-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
TTE LUaus			5.2	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V _{CC} or GND	-	6	-		±0.1	-	±1	-	±1	μА

DC Electrical Specifications (Continued)

		TES CONDI		Vcc		25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μА
HCT TYPES												
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V _{ОН}	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	9	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	4	0.26	CI	0.33	-	0.4	V
Input Leakage Current	I _I	V _{CC} and GND	0	5.5	V.	~0	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	1	.0	8	-	80	-	160	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI _{CC} (Note 5)	V _{CC} -2.1		4.5 to 5.5		100	360	-	450	-	490	μА

NOTE:

5. For dual-supply systems theoretical worst case ($V_I = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
P0 - P3	0.25
PE	0.65
СР	1.05
MR	0.8
SPE	0.5
TE	1.05

NOTE: Unit Load is $\Delta I_{\hbox{\footnotesize CC}}$ limit specified in DC Electrical Table, e.g., 360µA max at 25°C.

Prerequisite For Switching Specifications

		TEST	v _{cc}		25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES		•								•	
Maximum CP Frequency	f _{MAX}	-	2	6	-	-	5	i	4	-	MHz
(Note 6)			4.5	30	-	-	24	i	20	-	MHz
			6	35	-	-	28	-	24	-	MHz
CP Width (Low)	t _{W(L)}	-	2	80	-	-	100	i	120	-	ns
			4.5	16	-	-	20	-	24	-	ns
			6	14	-	-	17	-	20	-	ns
MR Pulse Width (161)	t _W	-	2	100	-	-	125	-	150	-	ns
			4.5	20	-	-	25	-	30	-	ns
			6	17	-	-	21	-	26	-	ns
Setup Time, Pn to CP	tsu	-	2	60	-	-	75	-	90	-	ns
			4.5	12	-	-	15	-	18	-	ns
			6	10	-	-	13	-	15	-	ns
Setup Time, PE or TE to CP	t _{SU}	-	2	50	- 70	4.0	65	-	75	-	ns
			4.5	10	12-7	F 9.	13	-	15	-	ns
			6	9	O	3	11	-	13	-	ns
Setup Time, SPE to CP	t _{SU}		2	60	~ C) <u>"</u>	75	-	90	-	ns
			4.5	12 🖠	_	-	15	-	18	-	ns
		(6	10	-	-	13	-	15	-	ns
Setup Time, MR to CP (163)	t _{SU}		2	65	-	-	80	-	100	-	ns
	1		4.5	13	-	-	16	-	20	-	ns
			6	11	-	-	14	-	17	-	ns
Hold Time, PN to CP	t _H	-	2	3	-	-	3	-	3	-	ns
			4.5	3	-	-	3	-	3	-	ns
			6	3	-	-	3	-	3	-	ns
Hold Time, TE or PE to CP	t _H	-	2	0	-	-	0	-	0	-	ns
			4.5	0	-	-	0	-	0	-	ns
			6	0	-	-	0	-	0	-	ns
Hold Time, SPE to CP	t _H	-	2	0	-	-	0	-	0	-	ns
			4.5	0	-	-	0	-	0	-	ns
			6	0	-	-	0	-	0	-	ns
Recovery Time, MR to CP (161)	t _{REC}	-	2	75	-	-	95	-	110	-	ns
			4.5	15	-	-	19	-	22	-	ns
			6	13	-	-	16	-	19	-	ns

Prerequisite For Switching Specifications (Continued)

		TEST	v _{cc}		25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HCT TYPES									_		
Maximum CP Frequency	f _{MAX}	-	4.5	30	-	-	24	-	20	-	MHz
CP Width (Low) (Note 6)	t _{W(L)}	-	4.5	16	-	-	20	-	24	-	ns
MR Pulse Width (161)	t _W	-	4.5	20	-	-	25	-	30	-	ns
Setup Time, Pn to CP	tsu	-	4.5	10	-	-	13	-	15	-	ns
Setup Time, PE or TE to CP	t _{SU}	-	4.5	13	-	-	16	-	20	-	ns
Setup Time, SPE to CP	t _{SU}	-	4.5	12	-	-	15	-	18	-	ns
Setup Time, MR to CP (163)	tsu	-	4.5	13	-	-	16	-	20	-	ns
Hold Time, PN to CP	t _H	-	4.5	5	-	-	5	-	5	-	ns
Hold Time, TE or PE to CP	t _H	-	4.5	3	-	-	3	-	3	-	ns
Hold Time, SPE to CP	t _H	-	4.5	3	-	-	3	-	3	-	ns
Recovery Time, MR to CP (161)	t _{REC}	-	4.5	15	-	-	19	-	22	-	ns

NOTE:

6. Applies to non-cascaded operation only. With cascaded counters clock to terminal count propagation delays, count enables (PE or TE)-to-clock setup times, and count enables (PE or TE)-to-clock hold times determine maximum clock frequency. For example with these HC devices:

$$f_{MAX} (CP) = \frac{1}{CP\text{-to-TC prop. delay} + TE\text{-to-CP setup} + TE\text{-to-CP Hold}} = \frac{1}{37 + 10 + 0} \approx 21 \text{ MHz} (\text{min})$$


Switching Specifications $C_L = 50pF$, Input t_f , $t_f = 6ns$

		TEST			25°C			с то °С		C TO 5°C	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES							-				
Propagation Delay	t _{PHL} , t _{PLH}	C _L = 50pF									
CP to TC			2	-	-	185	-	230	-	280	ns
			4.5	-	-	37	-	46	-	56	ns
		C _L = 15pF	5	-	15	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	31	-	39	-	48	ns
CP to Qn	t _{PHL} , t _{PLH}	C _L = 50pF	2	-	-	185	-	230	-	280	ns
			4.5	-	-	37	-	46	-	56	ns
		C _L = 15pF	5	-	15	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	31	-	39	-	48	ns
TE to TC	t _{PHL} , t _{PLH}	C _L = 50pF	2	-	-	120	-	150	-	180	ns
			4.5	-	-	24	-	30	-	36	ns
		C _L = 15pF	5	-	9	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	20	-	26	-	31	ns

Switching Specifications $C_L = 50pF$, Input t_r , $t_f = 6ns$ (Continued)

		TEST			25°C		-40 ⁰ (С то °С		C TO 5°C	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
MR to Qn (161)	t _{PHL}	C _L = 50pF	2	-	-	210	-	265	-	315	ns
			4.5	-	-	42	-	53	-	63	ns
		C _L = 15pF	5	-	18	-	-	-	-	-	ns
		C _L = 50pF	6	-	1	36	-	45	-	54	ns
MR to TC (161)	t _{PHL}	C _L = 50pF	2	-	1	210	-	265	-	315	ns
			4.5	-	1	42	-	53	-	63	ns
		C _L = 50pF	6	-	1	36	-	45	-	54	ns
Output Transition Time	t _{THL} , t _{TLH}	C _L = 50pF	2	-	1	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	S	16	-	19	ns
Power Dissipation Capacitance (Notes 7, 8)	C _{PD}	-	5	-	60	4.15	20	-	-	-	pF
Input Capacitance	C _{IN}	C _L = 50pF	-	10		10		10	-	10	pF
HCT TYPES					.0						
Propagation Delay											
CP to TC	t _{PHL} , t _{PLH}	C _L = 50pF	4.5	-	-	42	-	53	-	63	ns
		C _L = 15pF	5	-	18	-	-	-	-	-	ns
CP to Qn	t _{PHL} , t _{PLH}	$C_L = 50pF$	4.5	-	-	39	-	49	-	59	ns
		C _L = 15pF	5	-	16	-	-	-	-	-	ns
TE to TC	t _{PHL} , t _{PLH}	C _L = 50pF	4.5	-	-	32	-	40	-	48	ns
		C _L = 15pF	5	-	13	-	-	-	-	-	ns
MR to Qn (161)	t _{PHL}	$C_L = 50pF$	4.5	-	-	50	-	63	-	75	ns
		C _L = 15pF	5	-	21	-	-	-	-	-	ns
MR to TC (161)	t _{PHL}	C _L = 50pF	4.5	-	ı	50	-	63	-	75	ns
Output Transition Time	t _{THL} , t _{TLH}	C _L = 50pF	4.5	-	ı	15	-	19	-	22	ns
Power Dissipation Capacitance (Notes 7, 8)	C _{PD}	-	5	1	63	-	-	-	-	-	pF
Input Capacitance	C _{IN}	C _L = 50pF	-	10	-	10	-	10	-	10	pF


^{7.} C_{PD} is used to determine the dynamic power consumption, per package. 8. $P_D = C_{PD} \ V_{CC}^2 \ f_i + \Sigma (C_L \ V_{CC}^2 \ f_O)$ where f_i = Input Frequency, f_O = Output Frequency, C_L = Output Load Capacitance, V_{CC} = Supply



Sequence illustrated on waveforms:

- 1. Reset outputs to zero.
- 2. Preset to binary twelve.
- 3. Count to thirteen, fourteen, fifteen, zero, one, and two.
- 4. Inhibit.

Test Circuits and Waveforms



NOTE: Outputs should be switching from 10% V $_{CC}$ to 90% V $_{CC}$ in accordance with device truth table. For f $_{MAX}$, input duty cycle = 50%.

FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 3. HC TRANSITION TIMES AND PROPAGATION
DELAY TIMES, COMBINATION LOGIC





FIGURE 5. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS



NOTE: Outputs should be switching from 10% V $_{CC}$ to 90% V $_{CC}$ in accordance with device truth table. For f $_{MAX}$, input duty cycle = 50%.

FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 6. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS





28-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD54HC161F	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD54HC161F3A	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD54HC163F3A	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD54HCT161F3A	OBSOLETE	CDIP	J	16		None	Call TI	Call TI
CD54HCT163F	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD54HCT163F3A	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD74HC161E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HC161M	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HC161M96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HC161MT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HC163E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HC163M	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HC163M96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HC163MT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HCT161E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HCT161M	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HCT161M96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HCT161MT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HCT163E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HCT163M	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HCT163M96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HCT163MT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

None: Not yet available Lead (Pb-Free).

⁽²⁾ Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

28-Feb-2005

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- $E. \quad \text{Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.} \\$

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated