

CD4016BC Quad Bilateral Switch

General Description

The CD4016BC is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with CD4066BC.

Features

- Wide supply voltage range: 3V to 15V
- Wide range of digital and analog switching: $\pm 7.5 V_{PEAK}$
- "ON" resistance for 15V operation: 400 Ω (typ.)
- Matched "ON" resistance over 15V signal input:
 $\Delta R_{ON} = 10\Omega$ (typ.)
- High degree of linearity:
0.4% distortion (typ.)
@ $f_{IS} = 1 \text{ kHz}$, $V_{IS} = 5 V_{P-P}$,
 $V_{DD} - V_{SS} = 10V$, $R_L = 10 \text{ k}\Omega$
- Extremely low "OFF" switch leakage:
0.1 nA (typ.)
@ $V_{DD} - V_{SS} = 10V$
 $T_A = 25^\circ\text{C}$

- Extremely high control input impedance: $10^{12}\Omega$ (typ.)
- Low crosstalk between switches:
-50 dB (typ.)
@ $f_{IS} = 0.9 \text{ MHz}$, $R_L = 1 \text{ k}\Omega$
- Frequency response, switch "ON": 40 MHz (typ.)

Applications

- Analog signal switching/multiplexing
 - Signal gating
 - Squelch control
 - Chopper
 - Modulator/Demodulator
 - Commutating switch
- Digital signal switching/multiplexing
- CMOS logic implementation
- Analog-to-digital/digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal gain


Ordering Code:

Order Number	Package Number	Package Description
CD4016BCM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
CD4016BCN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Devices also available in Tape and Reel. Specify by appending the letter suffix "X" to the ordering code.

Connection Diagram

Pin Assignments for DIP and SOIC



Schematic Diagram



Absolute Maximum Ratings (Note 1)

(Note 2)

V_{DD} Supply Voltage	-0.5V to +18V
V_{IN} Input Voltage	-0.5V to $V_{DD} + 0.5V$
T_S Storage Temperature Range	-65°C to +150°C
Power Dissipation (P_D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 2)

V_{DD} Supply Voltage	3V to 15V
V_{IN} Input Voltage	0V to V_{DD}
T_A Operating Temperature Range	-40°C to +85°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

DC Electrical Characteristics (Note 2)

Symbol	Parameter	Conditions	-40°C		25°C			+85°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
I_{DD}	Quiescent Device Current	$V_{DD} = 5V, V_{IN} = V_{DD}$ or V_{SS}		1.0		0.01	1.0		7.5	μA
		$V_{DD} = 10V, V_{IN} = V_{DD}$ or V_{SS}		2.0		0.01	2.0		15	μA
		$V_{DD} = 15V, V_{IN} = V_{DD}$ or V_{SS}		4.0		0.01	4.0		30	μA
Signal Inputs and Outputs										
R_{ON}	"ON" Resistance	$R_L = 10k\Omega$ to $(V_{DD} - V_{SS})/2$ $V_C = V_{DD}, V_{IS} = V_{SS}$ or V_{DD} $V_{DD} = 10V$		610		275	660		840	Ω
		$V_{DD} = 15V$		370		200	400		520	Ω
		$R_L = 10k\Omega$ to $(V_{DD} - V_{SS})/2$ $V_C = V_{DD}$ $V_{DD} = 10V, V_{IS} = 4.75$ to $5.25V$		1900		850	2000		2380	Ω
		$V_{DD} = 15V, V_{IS} = 7.25$ to $7.75V$		790		400	850		1080	Ω
ΔR_{ON}	Δ "ON" Resistance Between any 2 of 4 Switches (In Same Package)	$R_L = 10k\Omega$ to $(V_{DD} - V_{SS})/2$ $V_C = V_{DD}, V_{IS} = V_{SS}$ to V_{DD} $V_{DD} = 10V$				15				Ω
		$V_{DD} = 15V$				10				Ω
I_{IS}	Input or Output Leakage Switch "OFF"	$V_C = 0, V_{DD} = 15V$ $V_{IS} = 0V$ or $15V,$ $V_{OS} = 15V$ or $0V$		± 50		± 0.1	± 50		± 200	nA
Control Inputs										
V_{ILC}	LOW Level Input Voltage	$V_{IS} = V_{SS}$ and V_{DD} $V_{OS} = V_{DD}$ and V_{SS} $I_{IS} = \pm 10 \mu A$								
		$V_{DD} = 5V$		0.9		0.7		0.4	V	
		$V_{DD} = 10V$		0.9		0.7		0.4	V	
		$V_{DD} = 15V$		0.9		0.7		0.4	V	
V_{IHC}	HIGH Level Input Voltage	$V_{DD} = 5V$	3.5		3.5		3.5			V
		$V_{DD} = 10V$	7.0		7.0		7.0			V
		$V_{DD} = 15V$	11.0		11.0		11.0			V
		(Note 3) and Figure 8								
I_{IN}	Input Current	$V_{CC} - V_{SS} = 15V$ $V_{DD} \geq V_{IS} \geq V_{SS}$ $V_{DD} \geq V_C \geq V_{SS}$		± 0.3		$\pm 10^{-5}$	± 0.3		± 1.0	μA

Note 3: If the switch input is held at V_{DD} , V_{IHC} is the control input level that will cause the switch output to meet the standard "B" series V_{OH} and I_{OH} output levels. If the analog switch input is connected to V_{SS} , V_{IHC} is the control input level — which allows the switch to sink standard "B" series $|I_{OH}|$, high level current, and still maintain a $V_{OL} \leq "B"$ series. These currents are shown in Figure 8.

AC Electrical Characteristics (Note 4)						
$T_A = 25^\circ\text{C}$, $t_r = t_f = 20\text{ ns}$ and $V_{SS} = 0\text{V}$ unless otherwise specified						
Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{PHL} , t_{PLH}	Propagation Delay Time Signal Input to Signal Output	$V_C = V_{DD}$, $C_L = 50\text{ pF}$, (Figure 1)				
		$R_L = 200\text{ k}$		58	100	ns
		$V_{DD} = 5\text{V}$		27	50	ns
		$V_{DD} = 10\text{V}$		20	40	ns
t_{PZH} , t_{PZL}	Propagation Delay Time Control Input to Signal Output HIGH Impedance to Logical Level	$R_L = 1.0\text{ k}\Omega$, $C_L = 50\text{ pF}$, (Figure 2, Figure 3)		20	50	ns
		$V_{DD} = 5\text{V}$		18	40	ns
		$V_{DD} = 10\text{V}$		17	35	ns
t_{PHZ} , t_{PLZ}	Propagation Delay Time Control Input to Signal Output Logical Level to HIGH Impedance Sine Wave Distortion	$R_L = 1.0\text{ k}\Omega$, $C_L = 50\text{ pF}$, (Figure 2, Figure 3)		15	40	ns
		$V_{DD} = 5\text{V}$		11	25	ns
		$V_{DD} = 10\text{V}$		10	22	ns
		$V_{DD} = 15\text{V}$		0.4		%
		$V_C = V_{DD} = 5\text{V}$, $V_{SS} = -5\text{V}$ $R_L = 10\text{ k}\Omega$, $V_{IS} = 5\text{ V}_{P-P}$, $f = 1\text{ kHz}$, (Figure 4)				
Frequency Response — Switch "ON" (Frequency at -3 dB)	Feedthrough — Switch "OFF" (Frequency at -50 dB)	$V_C = V_{DD} = 5\text{V}$, $V_{SS} = -5\text{V}$, $R_L = 1\text{ k}\Omega$, $V_{IS} = 5\text{ V}_{P-P}$, $20\text{ Log}_{10} V_{OS}/V_{OS}(1\text{ kHz}) = -\text{dB}$, (Figure 4)		40		MHz
		$V_{DD} = 5\text{V}$, $V_C = V_{SS} = -5\text{V}$, $R_L = 1\text{ k}\Omega$, $V_{IS} = 5\text{ V}_{P-P}$, $20\text{ Log}_{10} (V_{OS}/V_{IS}) = -50\text{ dB}$, (Figure 4)		1.25		MHz
		$V_{DD} = V_{C(A)} = 5\text{V}$; $V_{SS} = V_{C(B)} = -5\text{V}$, $R_L = 1\text{ k}\Omega$, $V_{IS(A)} = 5\text{ V}_{P-P}$, $20\text{ Log}_{10} (V_{OS(B)}/V_{OS(A)}) = -50\text{ dB}$, (Figure 5)		0.9		MHz
		$V_{DD} = 10\text{V}$, $R_L = 10\text{ k}\Omega$ $R_{IN} = 1\text{ k}\Omega$, $V_{CC} = 10\text{V}$ Square Wave, $C_L = 50\text{ pF}$ (Figure 6)		150		mV _{P-P}
		$R_L = 1\text{ k}\Omega$, $C_L = 50\text{ pF}$, (Figure 7) $V_{OS(t)} = \frac{1}{2} V_{OS}(1\text{ kHz})$		6.5		MHz
C_{IS}	Signal Input Capacitance	$V_{DD} = 5\text{V}$		4		pF
		$V_{DD} = 10\text{V}$		8.0		MHz
		$V_{DD} = 15\text{V}$		9.0		MHz
C_{OS}	Signal Output Capacitance	$V_{DD} = 10\text{V}$		4		pF
C_{IOS}	Feedthrough Capacitance	$V_C = 0\text{V}$		0.2		pF
C_{IN}	Control Input Capacitance			5	7.5	pF

Note 4: AC Parameters are guaranteed by DC correlated testing.

Note 5: These devices should not be connected to circuits with the power "ON".

Note 6: In all cases, there is approximately 5 pF of probe and jig capacitance on the output; however, this capacitance is included in C_L wherever it is specified.

Note 7: V_{IS} is the voltage at the in/out pin and V_{OS} is the voltage at the out/in pin. V_C is the voltage at the control input.

AC Test Circuits and Switching Time Waveforms




FIGURE 1. t_{PLH} , t_{PLH} Propagation Delay Time Control to Signal Output




FIGURE 2. t_{PZH} , t_{PHZ} Propagation Delay Time Control to Signal Output





FIGURE 3. t_{PZL} , t_{PLZ} Propagation Delay Time Control to Signal Output



$V_C = V_{DD}$ for distortion and frequency response tests
 $V_C = V_{SS}$ for feedthrough test

FIGURE 4. Sine Wave Distortion, Frequency Response and Feedthrough

AC Test Circuits and Switching Time Waveforms (Continued)




FIGURE 5. Crosstalk Between Any Two Switches




FIGURE 6. Crosstalk — Control to Input Signal Output




FIGURE 7. Maximum Control Input Frequency


AC Test Circuits and Switching Time Waveforms (Continued)

Temperature Range	V _{DD}	Switch Input				Switch Output	
		V _{IS}	I _{IS} (mA)			V _{OS} (V)	
			-40°C	25°C	+85°C	Min	Max
COMMERCIAL	5	0	0.2	0.16	0.12	4.6	0.4
	5	5	-0.2	-0.16	-0.12		
	10	0	0.5	0.4	0.3	9.5	0.5
	10	10	-0.5	-0.4	-0.3		
	15	0	1.4	1.2	1.0		
	15	15	-1.4	-1.2	-1.0		
					13.5		


FIGURE 8. CD4016B Switch Test Conditions for V_{IHC}

Typical Performance Characteristics


'ON' Resistance vs. Signal Voltage T_A = 25°C





'ON' Resistance Temperature Variation for V_{DD} - V_{SS} = 10V



'ON' Resistance Temperature Variation for V_{DD} - V_{SS} = 15V



Typical Applications




Special Considerations

The CD4016B is composed of 4, two-transistor analog switches. These switches do not have any linearization or compensation circuitry for "R_{ON}" as do the CD4066B's. Because of this, the special operating considerations for the CD4066B do not apply to the CD4016B, but at low supply voltages, $\leq 5V$, the CD4016B's on resistance becomes


non-linear. It is recommended that at 5V, voltages on the in/out pins be maintained within about 1V of either V_{DD} or V_{SS} ; and that at 3V the voltages on the in/out pins should be at V_{DD} or V_{SS} for reliable operation.

Physical Dimensions inches (millimeters) unless otherwise noted



**14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
Package Number M14A**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com