

CMOS NOR Gates

High-Voltage Types (20-Volt Rating)

Quad 2 Input – CD4001B Dual 4 Input – CD4002B Triple 3 Input - CD4025B

CD4001B, CD4002B, and CD4025B NOR gates provide the system designer with direct implementation of the NOR function and supplement the existing family of CMOS gates. All inputs and outputs are buffered.

The CD4001B, CD4002B, and CD4025B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).


CD4001B, CD4002B, CD4025B Types

Features:

- Propagation delay time = 60 ns (typ.) at CL = 50 pF, VDD = 10 V
- Buffered inputs and outputs
- Standardized symmetrical output characteristics .
- 100% tested for maximum quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range):

1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V 2.5 V at VDD = 15 V


Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of "B" Series CMOS Devices"






STATIC ELECTRICAL CHARACTERISTICS

STATIC ELECTRICAL CHARACTERISTICS												
STATIC ELECTF	RICAL CH	ARAG	TER	ISTICS				1	3E	方作で	34	.Cr
CHARACTER-	CONDITIONS			LIMITS AT INDICATED TE				MPERATURES (°C)				
ISTIC	Vo	VIN	VDD				+25			UNITS		
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.		
Quiescent Device	_	0,5	5	0.25	0.25	7.5	7.5	-	0.01	0.25		
Current,	_	0,10	10	0.5	0.5	15	15		0.01	0.5	1	
IDD Max.		0,15	15	1	1	30	30		0.01	1	μΑ	
	-	0,20	20	5	5	150	150	-	0.02	5		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		mA	
(Sink) Current IOL Min.	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-		
	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-		
(Source) Current, IOH Min.	2,5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	3.2	-		
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-		
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-		
Output Voltage:	_	0,5	5	0.05 - 0 0.05								
Low-Level, VOL Max.	_	0,10	10	0.05			-	0	0.05	† .		
VOL Wax.		0,15	15	0.05 - 0			0.05	1 ,				
Output Voltage:		0,5	5		4	.95		4.95	5			
High-Level, VOH Min.	_	0,10	10		9	.95		9,95	10	-		
	-	0,15	15		14	.95		14.95	15			
Input Low Voltage,	0.5,4.5	-	5		1	.5			-	1.5		
	1,9		10	3			3					
VIL Max.	1.5,13.5	-	15	4				-	4	v		
Input High	0.5	-	5			3.5	_	3.5		_	v	
Voltage,	.1	-	10	7 7								
VIH.Min.	1.5	_	15	11 11			-					
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μA	





RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIM		
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For T _A = Full Package Temperature Range)	3	18	V

MAXIMUM RATINGS, Absolute-Maximum Values:

mention in the interest in a solution in a	Annun Values.			
DC SUPPLY-VOLTAGE RANGE, (VI	(00			
Voltages referenced to V_{SS} Termin	al)		0.5V to +20V	
INPUT VOLTAGE RANGE, ALL INPU	TS	· · · · · · · · · · · · · · · · · · ·	5V to VDD +0.5V	
DC INPUT CURRENT, ANY ONE INP	UT		±10mA	
POWER DISSIPATION PER PACKA	GE (PD):			
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$			500mW	
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$. Derate Linearity at 12m	W/ºC to 200mW	
DEVICE DISSIPATION PER OUTPUT				
FOR T _A = FULL PACKAGE-TEMP	ERATURE RANGE (All Packa	ge Types)		
OPERATING-TEMPERATURE RANG	3E (T _A)		55°C to +125°C	
STORAGE TEMPERATURE RANGE				4
LEAD TEMPERATURE (DURING SC				
At distance 1/16 ± 1/32 inch (1.59	± 0.79mm) from case for 10s	max	+265°C	
	·		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
			A P	
DYNAMIC ELECTRICAL CHAP	RACTERISTICS	· · · · · · · · · · · · · · · · · · ·	3.	
At $T_A = 25^\circ C$; Input t_f , $t_f = 20$ m		0	C	ι
A 20 0, mport, 4 - 20 h	$S_{1} = S_{2} = S_{2} = S_{2} = S_{1} = S_{2} = S_{2$	SL		

DYNAMIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	TEST CONDIT	ALL 1	UNITS			
		V _{DD} VOLTS	TYP.	MAX.		
Propagation Delay Time, ^t PHL, tPLH		5 10 15	125 60 45	250 120 90	ns	
Transition Time, tTHL, tTLH		5 10 15	100 50 40	200 100 80	ns	
Input Capacitance, CIN	Any Input	. L	5	7.5	pF	




Fig. 1 - Typical voltage transfer characteristics.




Fig.2 - Typical power dissipation vs. frequency.






Fig.3 - Typical output low (sink) current characteristics.



current characteristics.




3

CD4001B, CD4002B, CD4025B Types

3-5

CD4001B, CD4002B, CD4025B Types



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



Copyright © 1999, Texas Instruments Incorporated