

# CD54HC4046A, CD74HC4046A, CD54HCT4046A

Data sheet acquired from Harris Semiconductor SCHS204J

February 1998 - Revised December 2003

# High-Speed CMOS Logic Phase-Locked Loop with VCO

#### **Features**

- Operating Frequency Range
  - Up to 18MHz (Typ) at  $V_{CC} = 5V$
  - Minimum Center Frequency of 12MHz at V<sub>CC</sub> = 4.5V
- Choice of Three Phase Comparators
  - EXCLUSIVE-OR
  - Edge-Triggered JK Flip-Flop
  - Edge-Triggered RS Flip-Flop
- Excellent VCO Frequency Linearity
- VCO-Inhibit Control for ON/OFF Keying and for Low Standby Power Consumption
- · Minimal Frequency Drift
- Operating Power Supply Voltage Range

  - Digital Section ......2V to 6V
- Fanout (Over Temperature Range)
  - Standard Outputs...... 10 LSTTL Loads
  - Bus Driver Outputs ...... 15 LSTTL Loads
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
     V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $I_{I} \leq 1 \mu A$  at VOL, VOH

#### **Applications**

- FM Modulation and Demodulation
- Frequency Synthesis and Multiplication
- Frequency Discrimination
- · Tone Decoding
- · Data Synchronization and Conditioning
- Voltage-to-Frequency Conversion
- Motor-Speed Control

#### Description

The 'HC4046A and 'HCT4046A are high-speed silicon-gate CMOS devices that are pin compatible with the CD4046B of the "4000B" series. They are specified in compliance with JEDEC standard number 7.

The 'HC4046A and 'HCT4046A are phase-locked-loop circuits that contain a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2 and PC3). A signal input and a comparator input are common to each comparator.

The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.


#### Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC4046AF3A	-55 to 125	16 Ld CERDIP
CD54HCT4046AF3A	-55 to 125	16 Ld CERDIP
CD74HC4046AE	-55 to 125	16 Ld PDIP
CD74HC4046AM	-55 to 125	16 Ld SOIC
CD74HC4046AMT	-55 to 125	16 Ld SOIC
CD74HC4046AM96	-55 to 125	16 Ld SOIC
CD74HC4046ANSR	-55 to 125	16 Ld SOP
CD74HC4046APWR	-55 to 125	16 Ld TSSOP
CD74HC4046APWT	-55 to 125	16 Ld TSSOP
CD74HCT4046AE	-55 to 125	16 Ld PDIP
CD74HCT4046AM	-55 to 125	16 Ld SOIC
CD74HCT4046AMT	-55 to 125	16 Ld SOIC
CD74HCT4046AM96	-55 to 125	16 Ld SOIC

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.

#### **Pinout** CD54HC4046A, CD54HCT4046A (CERDIP) CD74HC4046A (PDIP, SOIC, SOP, TSSOP) CD74HCT4046A (PDIP, SOIC) TOP VIÈW PCP<sub>OUT</sub> 1 16 V<sub>CC</sub> 15 PC3<sub>OUT</sub> PC1<sub>OUT</sub> 2 COMPIN 3 14 SIG<sub>IN</sub> 13 PC2<sub>OUT</sub> VCO<sub>OUT</sub> 4 INH 5 12 R<sub>2</sub> 11 R<sub>1</sub> C1<sub>A</sub> 6 10 DEM<sub>OUT</sub> C1<sub>B</sub> 7 9 VCO<sub>IN</sub> GND 8

## Functional Diagram



## Pin Descriptions

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	PCP <sub>OUT</sub>	Phase Comparator Pulse Output
2	PC1 <sub>OUT</sub>	Phase Comparator 1 Output
3	COMPIN	Comparator Input
4	VCO <sub>OUT</sub>	VCO Output
5	INH	Inhibit Input
6	C1 <sub>A</sub>	Capacitor C1 Connection A
7	C1 <sub>B</sub>	Capacitor C1 Connection B
8	GND	Ground (0V)
9	VCO <sub>IN</sub>	VCO Input
10	DEM <sub>OUT</sub>	Demodulator Output
11	R <sub>1</sub>	Resistor R1 Connection
12	R <sub>2</sub>	Resistor R2 Connection
13	PC2 <sub>OUT</sub>	Phase Comparator 2 Output
14	SIG <sub>IN</sub>	Signal Input
15	PC3 <sub>OUT</sub>	Phase Comparator 3 Output
16	Vcc	Positive Supply Voltage




FIGURE 1. LOGIC DIAGRAM

#### General Description

#### **VCO**

The VCO requires one external capacitor C1 (between C1<sub>A</sub> and C1B) and one external resistor R1 (between R1 and GND) or two external resistors R1 and R2 (between R1 and GND, and R<sub>2</sub> and GND). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required. See logic diagram, Figure 1.

The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin 10 (DEMOUT). In contrast to conventional techniques where the DEMOUT voltage is one threshold voltage lower than the VCO input voltage, here the DEMOLIT voltage equals that of the VCO input. If DEMOLIT is used, a load resistor (RS) should be connected from DEMOUT to GND; if unused, DEMOUT should be left open. The VCO output (VCO<sub>OUT</sub>) can be connected directly to the comparator input (COMPIN), or connected via a frequencydivider. The VCO output signal has a specified duty factor of 50%. A LOW level at the inhibit input (INH) enables the VCO and demodulator, while a HIGH level turns both off to minimize standby power consumption.

#### **Phase Comparators**

The signal input (SIGIN) can be directly coupled to the selfbiasing amplifier at pin 14, provided that the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings.

#### Phase Comparator 1 (PC1)

This is an Exclusive-OR network. The signal and comparator input frequencies (f<sub>i</sub>) must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple  $(f_r = 2f_i)$  is suppressed, is:

 $V_{DEMOUT} = (V_{CC}/\pi) (\phi SIG_{IN} - \phi COMP_{IN}) \text{ where } V_{DEMOUT}$ is the demodulator output at pin 10;  $V_{DEMOUT} = V_{PC1OUT}$ (via low-pass filter).

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 10 (V<sub>DEMOUT</sub>), is the resultant of the phase differences of signals (SIG $_{\mbox{\scriptsize IN}}$ ) and the comparator input (COMP $_{\mbox{\scriptsize IN}}$ ) as shown in Figure 2. The average of  $V_{\mbox{DEM}}$  is equal to 1/2  $V_{CC}$  when there is no signal or noise at  $SIG_{IN}$ , and with this input the VCO oscillates at the center frequency (fo). Typical waveforms for the PC1 loop locked at  $f_{\rm 0}$  are shown in Figure 3.

The frequency capture range  $(2f_C)$  is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range  $(2f_L)$  is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock behavior even with very noisy input signals. Typical of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO center frequency.




FIGURE 2. PHASE COMPARATOR 1: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE:  $V_{DEMOUT} = V_{PC10UT} = (V_{CC}/\pi) (\phi SIG_{IN} - \phi COMP_{IN}); \phi_{DEMOUT} = (\phi SIG_{IN} - \phi COMP_{IN})$ 




FIGURE 3. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 1, LOOP LOCKED AT  $f_{\rm o}$ 

#### Phase Comparator 2 (PC2)

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of  $SIG_{IN}$  and  $COMP_{IN}$  are not important. PC2 comprises two D-type flip-flops, control-gating and a three-state output stage. The circuit functions as an up-down counter (Figure 1) where  $SIG_{IN}$  causes an up-count and  $COMP_{IN}$  a down-count. The transfer function of PC2, assuming ripple ( $f_r = f_i$ ) is suppressed, is:

The average output voltage from PC2, fed to the VCO via the low-pass filter and seen at the demodulator output at pin 10 ( $V_{DEMOUT}$ ), is the resultant of the phase differences of  $SIG_{IN}$  and  $COMP_{IN}$  as shown in Figure 4. Typical waveforms for the PC2 loop locked at  $f_0$  are shown in Figure 5.




FIGURE 4. PHASE COMPARATOR 2: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE:

 $\begin{aligned} & \textbf{V}_{\text{DEMOUT}} = \textbf{V}_{\text{PC2OUT}} \\ & = (\textbf{V}_{\text{CC}}/4\pi) \text{ ($\phi$SIG}_{\text{IN}} - $\phi$COMP}_{\text{IN}}); \\ & \phi_{\text{DEMOUT}} = ($\phi$SIG}_{\text{IN}} - $\phi$COMP}_{\text{IN}}) \end{aligned}$ 




FIGURE 5. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 2, LOOP LOCKED AT fo

When the frequencies of SIG<sub>IN</sub> and COMP<sub>IN</sub> are equal but the phase of SIG<sub>IN</sub> leads that of COMP<sub>IN</sub>, the p-type output driver at PC2<sub>OUT</sub> is held "ON" for a time corresponding to the phase difference ( $\phi_{DEMOUT}$ ). When the phase of SIG<sub>IN</sub> lags that of COMP<sub>IN</sub>, the n-type driver is held "ON".

When the frequency of  $SIG_{IN}$  is higher than that of  $COMP_{IN}$ , the p-type output driver is held "ON" for most of the input signal cycle time, and for the remainder of the cycle both n- and p-type drivers are "OFF" (three-state). If the  $SIG_{IN}$  frequency is lower than the  $COMP_{IN}$  frequency, then it is the n-type driver that is held "ON" for most of the cycle. Subsequently, the voltage at the capacitor (C2) of the low-pass filter connected to  $PC2_{OUT}$  varies until the signal and comparator inputs are equal in both phase and

frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in three-state and the VCO input at pin 9 is a high impedance. Also in this condition, the signal at the phase comparator pulse output (PCP<sub>OUT</sub>) is a HIGH level and so can be used for indicating a locked condition

Thus, for PC2, no phase difference exists between  $SIG_{IN}$  and  $COMP_{IN}$  over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p- and n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at  $SIG_{IN}$ , the VCO adjusts, via PC2, to its lowest frequency.

#### Phase Comparator 3 (PC3)

This is a positive edge-triggered sequential phase detector using an RS-type flip-flop. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of  $SIG_{IN}$  and  $COMP_{IN}$  are not important. The transfer characteristic of PC3, assuming ripple ( $f_r = f_i$ ) is suppressed, is:

 $V_{DEMOUT} = (V_{CC}/2p)$  (fSIG<sub>IN</sub> - fCOMP<sub>IN</sub>) where  $V_{DEMOUT}$  is the demodulator output at pin 10;  $V_{DEMOUT} = V_{PC3OUT}$  (via low-pass filter).

The average output from PC3, fed to the VCO via the low-pass filter and seen at the demodulator at pin 10 ( $V_{DEMOUT}$ ), is the resultant of the phase differences of  $SIG_{IN}$  and  $COMP_{IN}$  as shown in Figure 6. Typical waveforms for the PC3 loop locked at  $f_{o}$  are shown in Figure 7.

The phase-to-output response characteristic of PC3 (Figure 6) differs from that of PC2 in that the phase angle between  $SIG_{IN}$  and  $COMP_{IN}$  varies between  $0^{\rm o}$  and  $360^{\rm o}$  and is  $180^{\rm o}$  at the center frequency. Also PC3 gives a greater voltage swing than PC2 for input phase differences but as aconsequence the ripple content of the VCO input signal is higher. With no signal present at  $SIG_{IN}$ , the VCO adjusts, via PC3, to its highest frequency.

The only difference between the HC and HCT versions is the input level specification of the INH input. This input disables the VCO section. The comparator's sections are identical, so that there is no difference in the  $SIG_{IN}$  (pin 14) or  $COMP_{IN}$  (pin 3) inputs between the HC and the HCT versions.




FIGURE 6. PHASE COMPARATOR 3: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE:

 $\begin{aligned} & V_{DEMOUT} = V_{PC3OUT} \\ & = (V_{CC}/2\pi) \ (\phi SIG_{IN} - \phi COMP_{IN}); \\ & \phi_{DEMOUT} = (\phi SIG_{IN} - \phi COMP_{IN}) \end{aligned}$ 




FIGURE 7. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 3, LOOP LOCKED AT fo

#### **Thermal Information Absolute Maximum Ratings** DC Supply Voltage, VCC $\,$ -0.5V to 7V $\,$ Package Thermal Impedance, $\theta_{\mbox{\scriptsize JA}}$ (see Note 1): DC Input Diode Current, I<sub>IK</sub> M (SOIC) Package......73°C/W DC Output Diode Current, IOK For $V_O < -0.5$ V or $V_O > V_{CC}^{-1} + 0.5$ V ......±20mA DC Drain Current, per Output, IO For -0.5V < V<sub>O</sub> < V<sub>CC</sub> + 0.5V.....±25mA Maximum Storage Temperature Range .....-65°C to 150°C DC Output Source or Sink Current per Output Pin, IO Maximum Lead Temperature (Soldering 10s).....300°C (SOIC - Lead Tips Only) **Operating Conditions** Temperature Range, T<sub>A</sub> . . . . . . . . . . . -55°C to 125°C Supply Voltage Range, V<sub>CC</sub> HC Types ......2V to 6V Input Rise and Fall Time 4.5V...... 500ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE

1. The package thermal impedance is calculated in accordance with JESD 51-7.

#### **DC Electrical Specifications**

		CONDI		V <sub>CC</sub>		25°C		-40°C 1	O 85°C	-55 <sup>0</sup> C T	O 125°C	
PARAMETER	SYMBOL	ν <sub>I</sub> (ν)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
HC TYPES		A										
VCO SECTION	$\overline{}$											
INH High Level Input	V <sub>IH</sub>		-	3	2.1	-	-	2.1	-	2.1	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
INH Low Level Input	V <sub>IL</sub>	-	-	3	-	-	0.9	-	0.9	-	0.9	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
VCO <sub>OUT</sub> High Level	V <sub>ОН</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	3	2.9	-	-	2.9	-	2.9	-	V
Output Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
CIVIOS LOAUS			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
VCO <sub>OUT</sub> High Level	1		-	=	-	-	-	-	-	-	-	V
Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
TTE LOads			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
VCO <sub>OUT</sub> Low Level	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Output Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
CIVIOS LOAUS			0.02	6	-	-	0.1	-	0.1	-	0.1	V
VCO <sub>OUT</sub> Low Level	1		-	=	-	-	-	-	-	-	-	V
Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
TTL LUaus			5.2	6	-	-	0.26	-	0.33	-	0.4	V
C1A, C1B Low Level	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	4	4.5	-	-	0.40	-	0.47	-	0.54	V
Output Voltage (Test Purposes Only)			5.2	6	-	-	0.40	-	0.47	-	0.54	V

# DC Electrical Specifications (Continued)

		TE:		v <sub>cc</sub>		25°C		-40°C 1	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
INH VCO <sub>IN</sub> Input Leakage Current	Ι <sub>Ι</sub>	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μΑ
R1 Range (Note 2)	-	-	-	4.5	3	-	300	-	-	-	-	kΩ
R2 Range (Note 2)	-	-	-	4.5	3	-	300	-	-	-	-	kΩ
C1 Capacitance	-	-	-	3	-	-	No	-	-	-	-	pF
Range				4.5	-	-	Limit	-	-	-	-	pF
				6	-	-		-	-	-	-	pF
VCO <sub>IN</sub> Operating	-	Over the		3	1.1	-	1.9	-	-	-	-	V
Voltage Range		specified f Linearity S		4.5	1.1	-	3.2	-	-	-	-	V
		10, and (Note	34 - 37	6	1.1	-	4.6	-	-	-	-	V
PHASE COMPARATO	R SECTIO	v								•	•	
SIG <sub>IN</sub> , COMP <sub>IN</sub>	V <sub>IH</sub>	-	-	2	1.5	_	-	1.5	-	1.5	-	V
DC Coupled High-Level Input				4.5	3.15	-	- ,	3.15	-	3.15	-	V
Voltage				6	4.2	-	40	4.2	-	4.2	-	V
SIG <sub>IN</sub> , COMP <sub>IN</sub>	V <sub>IL</sub>	-	-	2	-	12 7	0.5	CV	0.5	-	0.5	V
DC Coupled Low-Level Input				4.5	1 18	3	1.35	1	1.35	-	1.35	V
Voltage				6	1.30	· (	1.8	-	1.8	-	1.8	V
PCP <sub>OUT</sub> , PCn OUT	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-0.02	2	1.9	.0	-	1.9	-	1.9	-	V
High-Level Output Voltage				4.5	4.4	-	-	4.4	-	4.4	-	V
CMOS Loads				6	5.9	-	-	5.9	-	5.9	-	V
PCP <sub>OUT</sub> , PCn OUT	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-4	4.5	3.98	-	-	3.84	-	3.7	-	V
High-Level Output Voltage TTL Loads		3	-5.2	6	5.48	-	-	5.34	-	5.2	-	V
PCP <sub>OUT</sub> , PCn OUT	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Low-Level Output Voltage				4.5	-	-	0.1	-	0.1	-	0.1	V
CMOS Loads				6	-	-	0.1	-	0.1	-	0.1	V
PCP <sub>OUT</sub> , PCn OUT	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	4	4.5	-	-	0.26	-	0.33	-	0.4	V
Low-Level Output Voltage TTL Loads			5.2	6	-	-	0.26	-	0.33	-	0.4	V
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input	ΙΙ	V <sub>CC</sub> or	-	2	-	-	±3	-	±4	-	±5	μΑ
Leakage Current		GND		3	-	-	±7	-	±9	-	±11	μΑ
				4.5	-	-	±18	-	±23	-	±29	μΑ
				6	-	-	±30	-	±38	-	±45	μΑ
PC2 <sub>OUT</sub> Three-State Off-State Current	loz	V <sub>IL</sub> or V <sub>IH</sub>	-	6	-	-	±0.5	-	±5	-	±10	μΑ
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input	R <sub>I</sub>	V <sub>I</sub> at Se		3	-	800	-	-	-	-	-	kΩ
Resistance		Operatio ΔV <sub>I</sub> =		4.5	-	250	-	-	-	-	-	kΩ
		See Fig		6	-	150	-	-	-	-	-	kΩ
DEMODULATOR SEC	TION											
Resistor Range	R <sub>S</sub>	at R <sub>S</sub> >		3	50	-	300	-	-	-	-	kΩ
		Leakage Can Inf		4.5	50	_	300	-	-	-	-	kΩ
		V <sub>DEN</sub>		6	50	-	300	-	-	-	-	kΩ

		TE: CONDI		v <sub>cc</sub>		25°C		-40°C T	O 85°C	-55 <sup>0</sup> C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Offset Voltage VCO <sub>IN</sub>	V <sub>OFF</sub>	$V_I = V_{V_I}$	CO IN =	3	-	±30	-	-	-	-	-	mV
to V <sub>DEM</sub>		V <sub>CC</sub>		4.5	-	±20	-	-	-	-	-	mV
		Values Ta R <sub>S</sub> R See Fig	ange	6	-	±10	-	-	-	-	-	mV
Dynamic Output	$R_{D}$	V <sub>DEM</sub>	OUT =	3	-	25	-	-	-	-	-	Ω
Resistance at		$\frac{V_{CC}}{2}$		4.5	-	25	-	-	-	-	-	Ω
DEM <sub>OUT</sub>		2		6	-	25	-	-	-	-	-	Ω
Quiescent Device Current	I <sub>CC</sub>	Pins 3, 5 at V <sub>CC</sub> GND, I <sub>1</sub> a and 14 exclu	Pin 9 at at Pins 3 I to be	6	-	-	8	-	80	-	160	μА
HCT TYPES							<u> </u>					<u> </u>
VCO SECTION								.43				
INH High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	- 25	40	2	-	2	-	V
INH Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	26	3	0.8	C	0.8	-	0.8	V
VCO <sub>OUT</sub> High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	CC		4.4	-	4.4	-	V
VCO <sub>OUT</sub> High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
VCO <sub>OUT</sub> Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
VCO <sub>OUT</sub> Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
C1A, C1B Low Level Output Voltage (Test Purposes Only)	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	4	4.5	-	-	0.40	-	0.47	-	0.54	V
INH VCO <sub>IN</sub> Input Leakage Current	I <sub>I</sub>	Any Vo Between GN	V <sub>CC</sub> and	5.5	-		±0.1	-	±1	-	±1	μА
R1 Range (Note 2)	-	-	-	4.5	3	-	300	-	-	-	-	kΩ
R2 Range (Note 2)	-	-	-	4.5	3	-	300	-	-	-	-	kΩ
C1 Capacitance Range	-	-	-	4.5	0	-	No Limit	-	-	-	-	pF
VCO <sub>IN</sub> Operating Voltage Range	-	Over the specified the Linearity S 10, and (Not	for R1 for ee Figure 34 - 37	4.5	1.1	-	3.2	-	-	-	-	V
PHASE COMPARATO	R SECTIO	N .								•	•	
SIG <sub>IN</sub> , COMP <sub>IN</sub> DC Coupled High-Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V

#### DC Electrical Specifications (Continued)

		TES CONDI		v <sub>cc</sub>		25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
SIG <sub>IN</sub> , COMP <sub>IN</sub> DC Coupled Low-Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
PCP <sub>OUT</sub> , PCn OUT High-Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	4.4	-	-	4.4	-	4.4	-	V
PCP <sub>OUT</sub> , PCn OUT High-Level Output Voltage TTL Loads	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	3.98	-	-	3.84	-	3.7	-	V
PCP <sub>OUT</sub> , PCn OUT Low-Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	-	-	0.1	-	0.1	-	0.1	V
PCP <sub>OUT</sub> , PCn OUT Low-Level Output Voltage TTL Loads	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	-	4.3	0.26	S. C.	0.33	-	0.4	V
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input Leakage Current	II	Any Voltage Between V <sub>CC</sub> and GND		5.5	139	CC	±30		±38		±45	μΑ
PC2 <sub>OUT</sub> Three-State Off-State Current	I <sub>OZ</sub>	V <sub>IL</sub> or V <sub>IH</sub>		5.5		-	±0.5	±5	-	-	±10	μΑ
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input Resistance	R <sub>I</sub>	$V_{l}$ at Se Operatio $\Delta V_{l} = 0$ See Fig	n Point: 0.5V,	4.5	-	250	-	-	-	-	-	kΩ
DEMODULATOR SEC	CTION							-			-	
Resistor Range	R <sub>S</sub>	at R <sub>S</sub> > Leakage Can Infl V <sub>DEM</sub>	Current luence	4.5	5	-	300	-	-	-	-	kΩ
Offset Voltage VCO <sub>IN</sub> to V <sub>DEM</sub>	Voff	$V_{I} = V_{VC}$ $\frac{V_{CC}}{2}$ $Values tal$ $R_{S} Ra$ $See Fig$	ken over ange	4.5	-	±20	-	-	-	-	-	mV
Dynamic Output Resistance at DEM <sub>OUT</sub>	R <sub>D</sub>	V <sub>DEM</sub> (	OUT =	4.5	-	25	-	-	-	-	-	Ω
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	-	5.5	-	-	8	-	80	-	160	μΑ
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 4)	V <sub>CC</sub> -2.1 Excluding Pin 5	-	4.5 to 5.5	-	100	360	-	450	-	490	μА

- 2. The value for R1 and R2 in parallel should exceed  $2.7k\Omega.\,$
- 3. The maximum operating voltage can be as high as  $V_{\mbox{CC}}$  -0.9V, however, this may result in an increased offset voltage.
- 4. For dual-supply systems theoretical worst case ( $V_I$  = 2.4V,  $V_{CC}$  = 5.5V) specification is 1.8mA.

## **HCT Input Loading Table**

INPUT	UNIT LOADS
INH	1

NOTE: Unit load is  $\Delta I_{CC}$  limit specific in DC Electrical Specifications Table, e.g., 360µA max. at  $25^{0}C.$ 

## Switching Specifications $C_L = 50 pF$ , Input $t_r$ , $t_f = 6 ns$


		TEST			25°C		-40°( 85°			C TO 5°C	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											
PHASE COMPARATOR SECTI	ON										
Propagation Delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PCI <sub>OUT</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>		2	-	-	200	-	250	-	300	ns
			4.5	-	-	40	-	50	-	60	ns
			6	-	-	34	-	43	-	51	ns
SIG <sub>IN</sub> , COMP <sub>IN</sub> to PCP <sub>OUT</sub>			2	-	-	300	100	375	-	450	ns
			4.5	-	26.	60	-	75	-	90	ns
			6	- 3	19	51 (	27.	64	-	77	ns
SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC3 <sub>OUT</sub>			2	<b>1</b>		245	-	305	-	307	ns
			4.5	- (		49	-	61	-	74	ns
			6		-	42	-	52	-	63	ns
Output Transition Time	t <sub>THL</sub> , t <sub>TLH</sub>		2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Output Enable Time, SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>	t <sub>PZH</sub> , t <sub>PZL</sub>		2	-	-	265	-	330	-	400	ns
COMPIN TO POZOUT			4.5	-	-	53	-	66	-	80	ns
			6	-	-	45	-	56	-	68	ns
Output Disable Time, SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>	t <sub>PHZ</sub> , t <sub>PLZ</sub>		2	-	-	315	-	395	-	475	ns
00WI  N 10 1 02001			4.5	-	-	63	-	79	-	95	ns
			6	-	-	54	-	67	-	81	ns
AC Coupled Input Sensitivity (P-P) at SIGIN or COMPIN		$V_{I(P-P)}$	3	-	11	-	-	-	-	-	mV
(p-p) at Groffing or Gornii fin			4.5	-	15	-	-	-	-	-	mV
			6	-	33	-	-	-	-	-	mV
VCO SECTION									•		
Frequency Stability with Temperature Change	$\frac{\Delta f}{\overline{\Delta T}}$	$R_1 = 100k\Omega$ , $R_2 = \infty$	3	-	0.11	-	-	-	-	-	%/°C
- comporature oriange		2	4.5	-	0.11	-	-	-	-	-	%/°C
			6	-	0.11	-	-	-	-	-	%/ºC
Maximum Frequency	f <sub>MAX</sub>	$C_1 = 50pF$ $R_1 = 3.5k\Omega$	3	-	24	-	-	-	-	-	MHz
		$R_2 = \infty$	4.5	-	24	-	-	-	-	-	MHz
			6	-	24	-	-	-	-	-	MHz
		$C_1 = 0pF$ $R_1 = 9.1k\Omega$	3	-	38	-	-	-	-	-	MHz
		$R_2 = \infty$	4.5	-	38	-	-	-	-	-	MHz
			6	-	38	-	-	-	-	-	MHz

		TEST			25°C		-40 <sup>0</sup> ( 85			C TO 5°C	
PARAMETER	SYMBOL	TEST CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Center Frequency		C <sub>1</sub> = 40pF	3	7	10	-	-	-	-	-	MHz
. ,		$R_1 = 3k\Omega$	4.5	12	17	-	_	-	_	-	MHz
		$R_2 = \infty$ $VCO_{IN} =$ $VCC/2$	6	14	21	-	-	-	-	-	MHz
Frequency Linearity	Δf <sub>VCO</sub>	$R_1 = 100k\Omega$	3	-	0.4	-	-	-	-	-	%
		$R_2 = \infty$ $C_1 = 100pF$	4.5	-	0.4	-	-	-	-	-	%
		01 = 100pi	6	-	0.4	-	-	-	-	-	%
Offset Frequency		$R_2 = 220k\Omega$	3	-	400	-	-	-	-	-	kHz
		C <sub>1</sub> = 1nF	4.5	-	400	-	-	-	-	-	kHz
			6	-	400	-	-	-	-	-	kHz
DEMODULATOR SECTION	l									<u> </u>	<u> </u>
V <sub>OUT</sub> V <sub>S</sub> f <sub>IN</sub>		$R_1 = 100k\Omega$	3	-	-	-	a -	-	-	-	mV/kl-
		$R_2 = \infty$ $C_1 = 100pF$	4.5	-	330	湿	<b>1</b>	-	-	-	mV/kH
		$R_S = 10k\Omega$	6	-	8E 3	4	- 1	-	-	-	mV/kl-
		$R_3 = 100k\Omega$ $C_2 = 100pF$		200	13	0	Cr.				
HCT TYPES				310	.0						
PHASE COMPARATOR SECTI	ON			- 1	-						
Propagation Delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PCI <sub>OUT</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	C <sub>L</sub> = 50pF	4.5	-	-	45	-	56	-	68	ns
SIG <sub>IN</sub> , COMP <sub>IN</sub> to PCP <sub>OUT</sub>	<sup>t</sup> PHL, <sup>t</sup> PLH	C <sub>L</sub> = 50pF	4.5	-	-	68	-	85	-	102	ns
SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC3 <sub>OUT</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	C <sub>L</sub> = 50pF	4.5	-	-	58	-	73	-	87	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	15	-	19	-	22	ns
Output Enable Time, SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>	t <sub>PZH</sub> , t <sub>PZL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	60	-	75	-	90	pF
Output Disable Time, SIG <sub>IN</sub> , COMP <sub>IN</sub> to PCZ <sub>OUT</sub>	t <sub>PHZ</sub> , t <sub>PLZ</sub>	C <sub>L</sub> = 50pF	4.5	-	-	68	-	85	-	102	pF
AC Coupled Input Sensitivity (P-P) at SIGIN or COMPI		V <sub>I(P-P)</sub>	4.5	-	15	-	-	-	-	-	mV
VCO SECTION											
Frequency Stability with Temperature Change	$\frac{\Delta f}{\overline{\Delta}\overline{T}}$	$R_1 = 100k\Omega$ , $R_2 = \infty$	4.5	-	0.11	-	-	-	-	-	%/ <sup>o</sup> C
Maximum Frequency	f <sub>MAX</sub>	$C_1 = 50pF$ $R_1 = 3.5k\Omega$ $R_2 = \infty$	4.5	ı	24	-	-	-	-	-	MHz
		$C_1 = 0pF$ $R_1 = 9.1k\Omega$ $R_2 = \infty$	4.5	-	38	-	-	-	-	-	MHz
Center Frequency		$C_1 = 40pF$ $R_1 = 3k\Omega$ $R_2 = \infty$ $VCO_{IN} = VCC/2$	4.5	12	17	-	-	-	-	-	MHz
Frequency Linearity	Δf <sub>VCO</sub>	$R_1 = 100kΩ$ $R_2 = ∞$ $C_1 = 100pF$	4.5	-	0.4	-	-	-	-	-	%

#### Switching Specifications $C_L = 50pF$ , Input $t_r$ , $t_f = 6ns$ (Continued)

		TEST			25°C		-40 <sup>0</sup> ( 85		-55 <sup>0</sup> ( 125		
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Offset Frequency		$R_2 = 220k\Omega$ $C_1 = 1nF$	4.5	-	400	-	-	-	-	-	kHz
DEMODULATOR SECTION											
V <sub>OUT</sub> V <sub>S</sub> f <sub>IN</sub>		$R_1 = 100k\Omega$ $R_2 = \infty$ $C_1 = 100pF$ $R_S = 10k\Omega$ $R_3 = 100k\Omega$ $C_2 = 100pF$	4.5	-	330	-	-	-	-	-	mV/kHz

#### **Test Circuits and Waveforms**



COMPIN INPUTS

COMPIN INPUTS

VS

tpzH

PC2OUT
OUTPUT

VS

10%

FIGURE 8. INPUT TO OUTPUT PROPAGATION DELAYS AND OUTPUT TRANSITION TIMES

FIGURE 9. THREE STATE ENABLE AND DISABLE TIMES FOR  $\ensuremath{\mathsf{PC2}_{\mathsf{OUT}}}$ 

## **Typical Performance Curves**





FIGURE 10. TYPICAL INPUT RESISTANCE CURVE AT  ${\rm SIG_{IN}},$   ${\rm COMP_{IN}}$ 

#### Typical Performance Curves (Continued)







FIGURE 11. HC4046A TYPICAL CENTER FREQUENCY vs R1, C1 (V<sub>CC</sub> = 4.5V)

FIGURE 12. HC4046A TYPICAL CENTER FREQUENCY vs R1, C1 ( $V_{CC} = 6V$ )







FIGURE 13. HC4046A TYPICAL CENTER FREQUENCY vs R1, C1 ( $V_{CC}$  = 3V, R2 = OPEN)

FIGURE 14. HCT4046A TYPICAL CENTER FREQUENCY vs R1, C1 ( $V_{CC} = 4.5V$ )








FIGURE 15. HCT4046A TYPICAL CENTER FREQUENCY vs R1, C1 ( $V_{CC} = 5.5V$ )

FIGURE 16. HC4046A TYPICAL VCO FREQUENCY vs VCO  $_{IN}$  (R1 = 1.5M $_{\Omega}$ , C1 = 50pF)



 $R1 (V_{CC} = 3V)$ 


## Typical Performance Curves (Continued)



 $VCO_{IN} = 0.5 V_{CC}$ 16 R1 = 3M $C1 = 50pF, V_{CC} = 6.0V$ R2 = OPEN 12 **VCO FREQUENCY CHANGE,** 8 R1 = 300K4 0 -4 R1 = 3K -8 -12 -75 AMBIENT TEMPERATURE, TA (°C)

FIGURE 23. HC4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1 ( $V_{CC} = 4.5V$ )

FIGURE 24. HC4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1 ( $V_{CC} = 6V$ )







FIGURE 25. HCT4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1

FIGURE 26. HC4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1 ( $V_{CC} = 4.5V$ )









FIGURE 27. HC4046A OFFSET FREQUENCY vs R2, C1 ( $V_{CC} = 4.5V$ )

FIGURE 28. HC4046A OFFSET FREQUENCY vs R2, C1 (V<sub>CC</sub> = 3V)







FIGURE 29. HCT4046A OFFSET FREQUENCY vs R2, C1 (V<sub>CC</sub> = 4.5V)

FIGURE 30. HC4046A AND HCT4046A OFFSET FREQUENCY vs R2, C1 (V $_{\rm CC}$  = 6V, V $_{\rm CC}$  = 5.5V)








FIGURE 31. HC4046A  $f_{MIN}/f_{MAX}$  vs R2/R1 ( $V_{CC}$  = 3V, 4.5V, 6V)

FIGURE 32. HCT4046A  $f_{MAX}/f_{MIN}$  vs R2/R1 ( $V_{CC}$  = 4.5V TO 5.5V)





#### HC/HCT4046A C<sub>PD</sub>

CHIP SECTION	нс	нст	UNIT
Comparator 1	48	50	pF
Comparators 2 and 3	39	48	pF
VCO	61	53	pF

References should be made to Figures 11 through 15 and Figures 27 through 32 as indicated in the table.

Values of the selected components should be within the following ranges:

R1	Between $3k\Omega$ and $300k\Omega$
R2	Between $3\text{k}\Omega$ and $300\text{k}\Omega$
R1 + R2	Parallel Value > $2.7k\Omega$
C1	Greater Than 40pF

## Application Information

This information is a guide for the approximation of values of external components to be used with the 'HC4046A and 'HCT4046A in a phase-lock-loop system.

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS							
VCO Frequency Without Extra Offset	PC1, PC2 or PC3	VCO Frequency Characteristic With R2 = $\infty$ and R1 within the range $3k\Omega < R1 < 300k\Omega$ , the characteristics of the VCO operation will be as shown in Figures 11 - 15. (Due to R1, C1 time constant a small offset remains when R2 = $\infty$ .)    Max							
	PC1 PC2 or PC3	Selection of R1 and C1 Given $f_0$ , determine the values of R1 and C1 using Figures 11 - 15  Given $f_{MAX}$ calculate $f_0$ as $f_{MAX}/2$ and determine the values of R1 and C1 using Figures 11 - 15. To obtain $2f_1 : 2f_1 \approx 1.2 \text{ (V}_{CC} - 1.8\text{V)/(R1C1)}$ where valid range of VCO <sub>IN</sub> is 1.1V < VCO <sub>IN</sub>							
VCO Frequency with Extra Offset	PC1, PC2 or PC3	VCO Frequency Characteristic With R1 and R2 within the ranges $3k\Omega < R1 < 300k\Omega$ , $3k\Omega$ , $< R2 < 300k\Omega$ , the characteristics of the VCO operation will be as shown in Figures 27 - 32.							
		MIN 1/2 V <sub>CC</sub> V <sub>VCOIN</sub> MAX  FIGURE 45. FREQUENCY CHARACTERISTIC OF VCO OPERATING WITH OFFSET:							
	PC1, PC2 or PC3	$f_{0} = \text{CENTER FREQUENCY: } 2f_{L} = \text{FREQUENCY LOCK RANGE}$ Selection of R1, R2 and C1 Given $f_{0}$ and $f_{L}$ , offset frequency, $f_{MIN}$ , may be calculated from $f_{MIN} \approx f_{0}$ - 1.6 $f_{L}$ . Obtain the values of C1 and R2 by using Figures 27 - 30. Calculate the values of R1 from Figures 31 - 32.							

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS							
PLL Conditions with	PC1	VCO adjusts to $f_0$ with $\phi_{DEMOUT} = 90^{\circ}$ and $V_{VCOIN} = 1/2 V_{CC}$ (see Figure 2) VCO adjusts to $f_{MIN}$ with $\phi_{DEMOUT} = -360^{\circ}$ and $V_{VCOIN} = 0V$ (see Figure 4)							
No Signal at the	PC2								
SIG <sub>IN</sub> Input	PC3	VCO adjusts to $f_{MAX}$ with $\phi_{DEMOUT} = 360^{\circ}$ and $V_{VCOIN} = V_{CC}$ (see Figure 6)							
PLL Frequency Capture Range	PC1, PC2 or PC3								
		R3  F(j <sub>(i)</sub> )  -1/ <sub>\tau</sub>							
		(A) $\tau$ = R3 x C2 (B) AMPLITUDE CHARACTERISTIC (C) POLE-ZERO DIAGRAM							
		A small capture range (2f <sub>c</sub> ) is obtained if $\tau > 2f_c \approx 1/\pi \ (2\pi f_L/\tau.)^{1/2}$ FIGURE 46. SIMPLE LOOP FILTER FOR PLL WITHOUT OFFSET							
		INPUT  R4  OUTPUT  OUTPUT							
PLL Locks on	PC1 or PC3	Yes							
Harmonics at Center Frequency	PC2	No							
Noise Rejection at	PC1	High							
Signal Input	PC2 or PC3	Low							
AC Ripple Content	PC1	$f_r = 2f_i$ , large ripple content at $\phi_{DEMOUT} = 90^{\circ}$							
when PLL is Locked	PC2	$f_r = f_i$ , small ripple content at $\phi_{DEMOUT} = 0^{\circ}$							
	PC3	$f_r = fSIG_{IN}$ , large ripple content at $\phi_{DEMOUT} = 180^{\circ}$							





9-Oct-2007

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-8875701EA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
5962-8960901EA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD54HC4046AF	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD54HC4046AF3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD54HCT4046AF3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD74HC4046AE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC4046AEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC4046AM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4046AM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4046AM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4046AM96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4046AME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4046AMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4046AMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4046AMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4046AMTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4046ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4046ANSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4046ANSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4046APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4046APWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4046APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4046APWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4046APWTE4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4046APWTG4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT4046AE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HCT4046AEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type



#### PACKAGE OPTION ADDENDUM

9-Oct-2007

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD74HCT4046AM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT4046AM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT4046AM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT4046AM96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT4046AME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT4046AMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT4046AMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT4046AMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT4046AMTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

  E. Reference JEDEC MS-012 variation AC.




#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

#### 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### PW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Products** Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

**Applications** Audio www.ti.com/audio Automotive www.ti.com/automotive Broadband www.ti.com/broadband Digital Control www.ti.com/digitalcontrol Medical www.ti.com/medical Military www.ti.com/military Optical Networking www.ti.com/opticalnetwork Security www.ti.com/security Telephony www.ti.com/telephony Video & Imaging www.ti.com/video Wireless www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated