

Data sheet acquired from Harris Semiconductor SCHS119

High Speed CMOS Logic Octal-Bus Transceiver, Three-State, Non-Inverting


November 1997

#### **Features**

- · Buffered Inputs
- Three-State Outputs
- . Bus Line Driving Capability
- Typical Propagation Delay (A to B, B to A) 9ns at V<sub>CC</sub> = 5V, C<sub>L</sub> = 15pF, T<sub>A</sub> = 25°C
- Fanout (Over Temperature Range)
  - Standard Outputs......10 LSTTL Loads
  - Bus Driver Outputs ...... 15 LSTTL Loads
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
     V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $I_I \le 1\mu A$  at  $V_{OL}$ ,  $V_{OH}$

#### **Pinout**

CD54HC245, CD54HCT245, CD74HCT245 (CERDIP, PDIP, SOIC) TOP VIEW



#### Description

The Harris CD54HC245, CD54HCT245, and CD74HC245, CD74HCT245 are high-speed octal three-state bidirectional transceivers intended for two-way asynchronous communication between data buses. They have high drive current outputs which enable high-speed operation while driving large bus capacitances. They provide the low power consumption of standard CMOS circuits with speeds and drive capabilities comparable to that of LSTTL circuits.

The CD54HC245, CD54HCT245, CD74HC245 and CD74HCT245 allow data transmission of the B bus or from the B bus to the A bus. The logic level at the direction input (DIR) determines the direction. The output enable input ( $\overline{\text{OE}}$ ), when high, puts the I/O ports in the high-impedance state.

The HC/HCT245 is similar in operation to the HC/HCT640

and the HC/HCT643.


#### **Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD54HC245F	-55 to 125	20 Ld CERDIP	F20.3
CD54HCT245F	-55 to 125	20 Ld CERDIP	F20.3
CD74HC245E	-55 to 125	20 Ld PDIP	E20.3
CD74HCT245E	-55 to 125	20 Ld PDIP	E20.3
CD74HC245M	-55 to 125	20 Ld SOIC	M20.3
CD74HCT245M	-55 to 125	20 Ld SOIC	M20.3

#### NOTES:

- When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- Wafer or die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

## Functional Diagram



#### TRUTH TABLE

CONTROL INPUTS		
OE DIR		OPERATION
L	L	B Data to A Bus
L	Н	A Data to B Bus
Н	Х	Isolation

H = High Level, L = Low Level, X = Irrelevant

To prevent excess currents in the High-Z (Isolation) modes all I/O terminals should be terminated with 10k $\Omega$  to 1M $\Omega$  resistors.

#### **Thermal Information Absolute Maximum Ratings** $\theta_{JA}$ (°C/W) DC Supply Voltage, VCC $\,$ -0.5V to 7V $\,$ Thermal Resistance (Typical, Note 3). . . . $\theta_{JA}$ ( $^{O}\text{C/W})$ DC Input Diode Current, I<sub>IK</sub> N/A SOIC Package..... N/A DC Output Diode Current, IOK CERDIP Package ..... 40 For $V_O < -0.5V$ or $V_O > V_{CC}^{-1} + 0.5V$ ...... $\pm 20$ mA ..150°C DC Drain Current, per Output, IO Maximum Storage Temperature Range .....-65°C to 150°C Maximum Lead Temperature (Soldering 10s).....300°C DC Output Source or Sink Current per Output Pin, IO (SOIC - Lead Tips Only) For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$ ......±25mA **Operating Conditions** Temperature Range, T<sub>A</sub> . . . . . . . . . . . -55°C to 125°C Supply Voltage Range, V<sub>CC</sub> HC Types ......2V to 6V Input Rise and Fall Time 4.5V...... 500ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE

3.  $\theta_{\text{JA}}$  is measured with the component mounted on an evaluation PC board in free air.

#### **DC Electrical Specifications**

					_	_						
		TEST CONDITIONS		V <sub>CC</sub>		25°C		-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES		1										
High Level Input	V <sub>IH</sub>		-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output			-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
TTE LOADS			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
OWOO LOAGS			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			-	-	-	-	-	-	-	-	-	V
			4	4.5	-	-	0.26	-	0.33	-	0.4	V
			5.2	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	II	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μΑ

## DC Electrical Specifications (Continued)

		TE: CONDI		IONS V <sub>CC</sub>	25°C			-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μА
Three-State Leakage Current	I <sub>OZ</sub>	V <sub>IL</sub> or V <sub>IH</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	6	-	-	±0.5	-	±5	-	±10	μА
HCT TYPES												
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	Voн	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	4.7	0.1	CL	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	13	CC	0.26		0.33	-	0.4	V
Input Leakage Current	lį	V <sub>CC</sub> and GND	0	5.5		_	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	-	-	8	-	80	-	160	μА
Three-State Leakage Current	I <sub>OZ</sub>	V <sub>IL</sub> or V <sub>IH</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	6	=	-	±0.5	-	±5	-	±10	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	Δl <sub>CC</sub>	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μА

NOTE: For dual-supply systems theoretical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

#### **HCT Input Loading Table**

INPUT	UNIT LOADS
An or Bn	0.4
ŌĒ	1.5
DIR	0.9

NOTE: Unit Load is  $\Delta I_{\hbox{CC}}$  limit specified in DC Electrical Table, e.g., 360µA max at 25°C.

# **Switching Specifications** $C_L = 50 pF$ , Input $t_f$ , $t_f = 6 ns$

		TEST		25°C			-40 <sup>0</sup> 85	с то °С		-55°C TO 125°C	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES			-								
Propagation Delay Data to Output	t <sub>PHL</sub> , t <sub>PLH</sub>	$C_L = 50pF$	2	-	-	110	_	140	-	165	ns
			4.5	-	-	22	-	28	-	33	ns
		C <sub>L</sub> = 15pF	5	-	9	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	19	-	24	-	28	ns
Output Disable to Output	t <sub>PHL</sub> , t <sub>PLH</sub>	C <sub>L</sub> = 50pF	2	-	·	150	-	190	-	225	ns
			4.5	1	1	30	-	38	-	45	ns
		C <sub>L</sub> = 15pF	5	-	12	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	26	-	33	-	38	ns
Output Enable to Output	t <sub>PHL</sub> , t <sub>PLH</sub>	C <sub>L</sub> = 50pF	2	-	-	150	a	190	-	225	ns
			4.5	-	-	30	1	38	-	45	ns
		C <sub>L</sub> = 15pF	5	-	12	2 -	-17	-	-	-	ns
		$C_L = 50pF$	6	20 9	130	26		33	-	38	ns
Output Transition Time	t <sub>THL</sub> , t <sub>TLH</sub>	$C_L = 50pF$	2			60	-	75	-	90	ns
			4.5	-,5		12	-	15	-	18	ns
			6	-	-	10	-	13	-	15	ns
Input Capacitance	CIN	$C_L = 50pF$		10	-	10	-	10	-	10	pF
Three-State Output Capacitance	CO		-	-	-	20	-	20	-	20	pF
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	-	5	-	53	-	-	-	-	-	pF
HCT TYPES											
Propagation Delay											
Data to Output	t <sub>PHL</sub> , t <sub>PLH</sub>	$C_L = 50pF$	4.5	-	-	26	-	33	-	39	ns
		$C_L = 15pF$	5	ı	10	-	-	-	-	-	ns
Output Disable to Output	t <sub>PHL</sub> , t <sub>PLH</sub>	$C_L = 50pF$	4.5	-	-	30	-	38	-	45	ns
		$C_L = 15pF$	5	-	12	-	-	-	-	-	ns
Output Enable to Output	t <sub>PHL</sub> , t <sub>PLH</sub>	$C_L = 50pF$	4.5	-	-	32	-	40	-	48	ns
		$C_L = 15pF$	5	-	13	-	-	-	-	-	ns
Output Transition Time	t <sub>THL</sub> , t <sub>TLH</sub>	C <sub>L</sub> = 50pF	4.5	-	i	12	-	15	-	18	ns
Input Capacitance	C <sub>IN</sub>	C <sub>L</sub> = 50pF	-	10	-	10	-	10	-	10	pF
Three-State Output Capacitance	CO	-	-	-	-	20	-	20	-	20	pF
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	-	5	-	55	-	-	-	-	-	pF

#### NOTES:

- 4.  $C_{PD}$  is used to determine the dynamic power consumption, per channel.
- 5.  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i = Input$  Frequency,  $C_L = Output$  Load Capacitance,  $V_{CC} = Supply$  Voltage.

#### Test Circuits and Waveforms




FIGURE 1. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC





FIGURE 2. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES. COMBINATION LOGIC









FIGURE 4. HCT THREE-STATE PROPAGATION DELAY WAVEFORM



NOTE: Open drain waveforms  $t_{PLZ}$  and  $t_{PZL}$  are the same as those for three-state shown on the left. The test circuit is Output  $R_L = 1k\Omega$  to  $V_{CC}$ ,  $C_L = 50pF$ .

FIGURE 5. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

