

Data sheet acquired from Harris Semiconductor SCHS036

## CMOS 64-Stage Static Shift Register

High-Voltage Types (20-Volt Rating)

■ CD4031B is a static shift register that contains 64 D-type, master-slave flipflop stages and one stage which is a D-type master flip-flop only (referred to as a 1/2

The logic level present at the DATA input is transferred into the first stage and shifted one stage at each positive-going clock transition. Maximum clock frequencies up to 12 Megahertz (typical) can be obtained. Because fully static operation is allowed, information can be permanently stored with the clock line in either the low or high state. The CD4031B has a MODE CONTROL input that, when in the high state, allows operation in the recirculating mode. The MODE CON-TROL input can also be used to select between two separate data sources. Register packages can be cascaded and the clock lines driven directly for high-speed operation. Alternatively, a delayed clock output (CLD) is provided that enables cascading register packages while allowing reduced clock drive fan-out and transition-time requirements. A third cascading option makes use of the Q' output from the 1/2 stage, which is available on the next negative-going transition of the clock after the Q output occurs. This delayed output, like the delayed clock CLD, is used with clocks having slow rise and fall times.

The CD4031B types are supplied in 16-lead hermetic dual-in-line cerantic packages (D and F suffixes), 16-lead plastic dual-in-line packages (E suffix), and in chip form (H

suffix).

# CD4031B Types

#### Features:

- Fully static operation: DC to 12 MHz typ. VDD-VSS
- Standard TTL drive capability on Q output
- Recirculation capability
- Three cascading modes: Direct clocking for high-speed operation Delayed clocking for reduced clock drive requirements Additional 1/2 stage for slow clocks
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range)

1 V at V<sub>DD</sub> = 5 V 2 V at V<sub>DD</sub> = 10 V 2.5 V at V<sub>DD</sub> = 15 V

- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS om. Devices'

#### Applications:

- Serial shift registers
- Time delay circuits

RECOMMENDED OPERATING CONDITIONS For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	LIN		
CHARACTERISTIC	Min.	Max.	UNITS
Supply-Voltage Range (For T <sub>A</sub> =Full Package- Temperature Range)	3	18	V

## DATA I 15 CLOCK -2 CLOCK V<sub>DD</sub> = 16 Vgg = 8 NC = 3, 4, 11, 12, 13, 14 **FUNCTIONAL DIAGRAM**

#### INPUT CONTROL CIRCUIT TRUTH TABLE

	DATA	RECIRC.	MODE	BIT INTO STAGE I
1	1	х	0	1
	0	Х	0	0
	Х	1	1	1
	X	0	1	0


#### TYPICAL STAGE TRUTH TABLE

Deta	CL	Data + 1
0		0
1		1
Х		NC

#### TRUTH TABLE FOR OUTPUT FROM Q' (TERMINAL 5)

Data + 64	CL	Data + 641/2
0		0
1	7	1
X		NC

0 = LOW LEVEL 1 = HIGH LEVEL X = DON'T CARE NC = NO CHANGE



**TERMINAL ASSIGNMENT** 

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD) Voltages referenced to VSS Terminal) .....-0.5V to +20V INPUT VOLTAGE RANGE, ALL INPUTS ......-0.5V to VDD +0.5V DC INPUT CURRENT, ANY ONE INPUT ...... ±10mA POWER DISSIPATION PER PACKAGE (PD): For T<sub>A</sub> = +100°C to +125°C...... Derate Linearity at 12mW/°C to 200mW **DEVICE DISSIPATION PER OUTPUT TRANSISTOR** OPERATING-TEMPERATURE RANGE (TA).....-55°C to +125°C STORAGE TEMPERATURE RANGE (T<sub>stg</sub>).....-65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING): 

STATIC FL	FCTRICAL	CHARACTERISTICS	

·								.,			. 44
	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)					UNITS		
CHARACTERISTIC	v <sub>o</sub>	VIN	$V_{DD}$			· · · · ·		+25			10,411,3
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Typ.	Max.	<u> </u>
Quiescent Device	_	0,5	5	5	5	150	150	_	0.04	5	
Current,	- '	0,10	10	10	10	300	300	_	0.04	10	μА
IDD Max.		0,15	15	20	20	600	600	- /1	0.04	20	
		0,20	20	100	100	3000	3000	-	0.08	100	
Output Low (Sink)	0.4	0,5	5	2.56	2.44	1.68	1.44	2.04	4	_	
Current IOL Min.	0.5	0,10	10	6.4	6	4.4	3.6	5.2	10.4	-	1 * * *
<u>u</u>	1.5	0,15	15	16.8	16	11.2	9.6	13.6	27.2	7 - 7	1
	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	- 1	-	1
ᾱ, α΄, cι <sub>D</sub>	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	1
	1.5	0,15	15	4.2	4 -	2.8	2.4	3.4	6.8	-	mΑ
Output High (Source)	4.6	0,5	5	-0.64	-10.61	-0.42	-0.36	-0.51	-1	-	1
Current, IOH Min.	2.5	0,5	5	- 2	-1.8	1.3	-1.15	-1.6	-3.2.	_	1
Q, Q, Q', CLD	9.5	0,10	10	-1.6	1.5	-1.1	-0.9	-1.3	-2.6	· _	1
	13.5	0,15	15	4.2	4	2.8	-2.4	-3.4	-6.8	-	1
Output Voltage:		0,5	5			0.05		_	0	0.05	
Low Level,	7 -	0,10	10			0.05		-	0	0.05	1
VOL Max.	[ ]	0,15	15			0.05	•	-	. 0	0.05	N
Output Voltage:		0,5	5		4.1	4.95		4.95	5	731	. %
High Level,	-	0,10	10			9.95		9.95	10	<u>,</u> −2	F 4.
V <sub>OH</sub> Min,		0,15			14.95			14.95	15	X- I	
Input Low	0.5, 4.5	-	5		1.5		- 24	Ala_	. 1.5	4	
Voltage	1,9	-	10		3		<b>—</b>	1 400	3	3.5	
V <sub>IL</sub> Max.	1.5, 13.5	-	15	4			\ <del>-</del>	- (	4	V	
Input High	0.5, 4.5		5	3.5			3	3.5	- 📣	-	1
Voltage,	1,9	-	10			7	1//	7			
V <sub>IH</sub> Min.	1.5, 13.5		15			11		11			<u> </u>
Input Current I <sub>IN</sub> Max.		0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μΑ




Fig. 1 - Logic diagram.




Fig. 2 — Typical output low (sink)

current characteristics (Q sink

current = 4X ordinate).




Fig. 3 — Minimum output low (sink)
current characteristics (Q sink
current = 4X ordinate).




Fig. 4 — Typical output high (source) current characteristics.




Fig. 5 — Minimum output high (source) current characteristics.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^{\circ}C$ ; Input  $t_r, t_f = 20$  ns,  $C_L = 50 \, pF, \, R_L = 200 \, k\Omega$ 

TEST CONDITIONS	LIMITS				
V <sub>DD</sub> (V)	Min. Typ.		Max.	UNITS	
5	_	250	500		
10	-	110	220	ns	
15	_	90	180		
5		190	380		
	-	80	160	ns	
15		65	130		
5	_	100	200		
10 - 1981		50	100	ns	
15	_	40	80		
5	_	100	200		
10	_	50	100	ns	
15	-	40	80		
5 .	_	50	100		
10	_	25	50	ns	
15		20	40		
5	_	30	60	2 3°	
10	_	15	30	ns	
15	-	10	20	-40	
5	_ 1	30	60	0/1	
10		15	30	ns	
15	1- 1	10	20		
5	) \	120	240	,	
10	(-3	50	100	ns	
15	_	40	80		
5	2	4	_		
10	5	10	. —	MHz	
15	6	12	-		
5	_		1000		
10	-	-	1000	μs	
15	-		200		
			7.5	pF	
	V <sub>DD</sub> (V)  5 10 15	V <sub>DD</sub> (V)         Min.           5         —           10         —           15         —           10         —           15         —           10         —           15         —           10         —           15         —           10         —           15         —           10         —           15         —           10         —           15         —           10         —           15         —           5         —           10         —           15         —           5         —           10         —           5         —           10         —           5         —           10         —           5         —           10         —           5         —           10         —           5         —           10         —           5         —           10         —	VDD(V)         Min.         Typ.           5         — 250           10         — 110           15         — 90           5         — 190           10         — 80           15         — 65           5         — 100           10         — 50           15         — 40           5         — 100           10         — 50           15         — 40           5         — 30           10         — 25           15         — 30           10         — 15           15         — 10           5         — 30           10         — 15           15         — 10           5         — 30           10         — 15           15         — 10           5         — 30           10         — 15           15         — 10           5         — 30           10         — 15           15         — 10           5         — 20           5         — 30           10         — 15	VDD(V)         Min.         Typ.         Max.           5         —         250         500           10         —         110         220           15         —         90         180           5         —         190         380           10         —         80         160           15         —         65         130           5         —         100         200           10         —         50         100           15         —         40         80           5         —         100         200           10         —         50         100           15         —         40         80           5         —         50         100           10         —         25         50           10         —         25         50           15         —         30         60           10         —         15         30           15         —         10         20           5         —         30         60           10         —         15<	

 $<sup>^*</sup>$ lf more than one unit is cascaded in the parallel clocked application,  $t_r$ CL should be made less than or



 $f_{\text{max}} = \frac{1}{\text{(n-1) CL}_{D} \text{ prop. delay + Q prop. delay + set-up time}}$ 

b) Not Using Delayed Clock:

f<sub>max</sub> = propagation delay + set-up time




Fig. 6 — Typical propagation delay time as a function of load capacitance (see table).




Fig. 7 - Typical propagation delay time as a function of load capacitance (see table).




Fig. 8 — Typical transition time as a function of load capacitance (except Q, t<sub>THL</sub>).

equal to the sum of the propagation delay at 50 pF and the transition time of the output driving stage.

\*\*Maximum Clock Frequency for Cascaded Units;




Fig. 9 — Typical transition time as a function of load capacitance (Q,  $t_{THL}$ ).




Fig. 10 — Typical dynamic power dissipation as a function of clock input frequency.




Fig. 11 - Dynamic power dissipation test circuit.




Fig. 12 — Cascading using direct clocking for high-speed operation (see clock rise and fall time requirement).




Fig. 13 — Quiescent-devicecurrent test circuit.




Fig. 14 - Cascading using delayed clocking for reduced clock drive requirements.




Fig. 15 - Input-leakage current.




Fig. 16 — Cascading using half-clock-pulse delayed data output ( $\mathbf{Q}'$ ) to permit use of slow rise and fall time clock inputs.





Fig. 17 - Input-voltage test circuit.



### Chip dimensions and pad layout for CD4031B

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

