

Data sheet acquired from Harris Semiconductor

January 1998

CD54HC74, CD74HC74, CD74HCT74

Dual D Flip-Flop with Set and Reset Positive-Edge Trigger

Features

- · Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times
- **Asynchronous Set and Reset**
- Complementary Outputs
- **Buffered Inputs**
- Typical $f_{MAX} = 50MHz$ at $V_{CC} = 5V$, $C_L = 15pF$, $T_A = 25^{\circ}C$
- Fanout (Over Temperature Range)
 - Standard Outputs...... 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- **Significant Power Reduction Compared to LSTTL** Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{II} = 30%, N_{IH} = 30% of V_{CC} at $V_{CC} = 5V$
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, V_{IL} = 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, $\text{I}_{\text{I}} \leq 1 \mu \text{A}$ at $\text{V}_{\text{OL}}, \, \text{V}_{\text{OH}}$

Description

The Harris CD54HC74, CD74HC74 and CD74HCT74 utilize silicon gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.

This flip-flop has independent DATA, $\overline{\text{SET}},$ $\overline{\text{RESET}}$ and CLOCK inputs and Q and $\overline{\mathbf{Q}}$ outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse. SET and RESET are independent of the clock and are accomplished by a low level at the appropriate input.

The 74HCT logic family is functionally as well as pin compatible with the standard 74LS logic family.

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD54HC74F	-55 to 125	14 Ld CERDIP	F14.3
CD74HC74E	-55 to 125	14 Ld PDIP	E14.3
CD74HCT74E	-55 to 125	14 Ld PDIP	E14.3
CD74HC74M	-55 to 125	14 Ld SOIC	M14.15
CD74HCT74M	-55 to 125	14 Ld SOIC	M14.15

NOTES:


- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- 2. Die is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

Pinout

CD54HC74, CD74HC74, CD74HCT74 (PDIP, SOIC, CERDIP) TOP VIEW

1R 1 14 V_{CC} 13 2R 1D 2 12 2D 1CP 3 1S 4 11 2CP 10 2S 1Q 5 1Q 6 9 2Q GND 7 8 2Q

Functional Diagram



TRUTH TABLE

	INP	UTS	OUTPUTS							
SET	RESET	СР	D	Q	Q					
L	Н	Х	3X13	Н	L					
Н	L	X	X	L	Н					
L	L	X	X	H (Note 3)	H (Note 3)					
Н	Н		Н	Н	L					
Н	Н	1	L	L	Н					
Н	Н	L	Х	Q0	Q0					

NOTE:

H = High Level (Steady State)

L = Low Level (Steady State)

X = Don't Care

↑ = Low-to-High Transition

Q0 = the level of Q before the indicated input conditions were established.

3. This configuration is nonstable, that is, it will not persist when set and reset inputs return to their inactive (high) level.

Absolute Maximum Ratings Thermal Information DC Supply Voltage, VCC $\,$ -0.5V to 7V $\,$ θ_{JA} (°C/W) θ_{JC} (°C/W) Thermal Resistance (Typical, Note 4) DC Input Diode Current, I_{IK} 90 120 DC Drain Current, per Output, IO CERDIP Package 130 Maximum Junction Temperature (Hermetic Package or Die) . . . 175°C±25mA For $-0.5V < V_O < V_{CC} + 0.5V$.. DC Output Diode Current, IOK Maximum Junction Temperature (Plastic Package) 150°C For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$±20mA Maximum Storage Temperature Range-65°C to 150°C DC Output Source or Sink Current per Output Pin, IO Maximum Lead Temperature (Soldering 10s).....300°C (SOIC - Lead Tips Only) **Operating Conditions** Temperature Range (T_A) -55°C to 125°C Supply Voltage Range, V_{CC} HC Types2V to 6V Input Rise and Fall Time 4.5V...... 500ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE

4. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

			ST	11		25°C		-40°C T	O 85°C	-55°C T	O 125 ⁰ C						
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS					
HC TYPES		1									-						
High Level Input	V _{IH}		-	2	1.5	-	-	1.5	-	1.5	-	V					
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V					
	\			6	4.2	-	-	4.2	-	4.2	-	V					
Low Level Input	V _{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	V					
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V					
				6	-	-	1.8	-	1.8	-	1.8	V					
High Level Output		V _{IH} or	-0.02	2	1.9	-	-	1.9	-	1.9	-	V					
Voltage CMOS Loads		V _{IL}	L	4.5	4.4	-	-	4.4	-	4.4	-	V					
				6	5.9	-	-	5.9	-	5.9	-	V					
High Level Output	1							-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	_	3.7	-	V					
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V					
Low Level Output	V _{OL}	V _{IH} or	0.02	2	-	-	0.1	-	0.1	-	0.1	V					
Voltage CMOS Loads		V _{IL}		4.5	-	-	0.1	-	0.1	-	0.1	V					
				6	-	-	0.1	-	0.1	-	0.1	V					
Low Level Output	1		-	-	-	-	-	-	-	-	-	V					
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V					
			5.2	6	-	-	0.26	-	0.33	-	0.4	V					
Input Leakage Current	lı	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μА					

DC Electrical Specifications (Continued)

			ST ITIONS		25°C -		-40°C T	O 85°C	-55°C TO 125°C			
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current	lcc	V _{CC} or GND	0	6	-	-	4	-	40	-	80	μΑ
HCT TYPES		•	•	•				-		-	-	
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V _{ОН}	V _{IH} or V _{IL}	-	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-0.02	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	-4	4.5	-	-	0.1	- %-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			0.02	4.5	-	. 3.	0.26	C	0.33	-	0.4	V
Input Leakage Current	IĮ	V _{CC} and GND	4	5.5	- 1/2	C	±0.1		±1	-	±1	μА
Quiescent Device Current	lcc	V _{CC} or GND	0	5.5	-	-	4	-	40	-	80	μΑ
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI _{CC} (Note 5)	V _{CC} - 2.1		4.5 to 5.5	-	100	360	-	450	-	490	μΑ

NOTE:

HCT Input Loading Table

INPUT	UNIT LOADS
D	0.5
R	0.5
СР	0.7
S	0.75

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Specifications table, e.g., $360\mu A$ max at $25^{\circ}C$.

Prerequisite For Switching Specifications

		TEST CONDITIONS	v _{cc}		25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL		(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											
Data to CP Setup Time (Figure 5)	t _{SU}	-	2	60	ı	1	75	ı	90	ı	ns
			4.5	12	-	-	15	-	18	-	ns
			6	10	ı	ı	13	ı	15	ı	ns

^{5.} For dual-supply systems theoretical worst case ($V_I = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.

Prerequisite For Switching Specifications (Continued)

		TEST	vcc		25°C		-40°C T	O 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Hold Time (Figure 5)	t _H	-	2	3	-	-	3	-	3	-	ns
			4.5	3	-	-	3	-	3	-	ns
			6	3	-	-	3	-	3	-	ns
Removal Time \overline{R} , \overline{S} , to CP	t _{REM}	-	2	30	-	-	40	-	45	-	ns
(Figure 5)			4.5	6	-	-	8	-	9	-	ns
			6	5	-	-	7	-	8	-	ns
Pulse Width R, S (Figure 1)	t _W	-	2	80	-	-	100	-	120	-	ns
			4.5	16	-	-	20	i	24	-	ns
			6	14	-	-	17	i	20	-	ns
Pulse Width CP (Figure 1)	t _W	-	2	80	-	-	100	i	120	-	ns
			4.5	16	-	-	20	i	24	-	ns
			6	14	-	-	17	ı	20	-	ns
CP Frequency	f _{MAX}	-	2	6	-		5	-	4	-	MHz
			4.5	30	- 75-	1	25	-	20	-	MHz
			6	35	x-13	F =	29	-	23	-	MHz
HCT TYPES				1							
Data to CP Setup Time (Figure 6)	t _{SU}		4.5	12	C		15	-	18	-	ns
Hold Time (Figure 6)	t _H		4.5	3	-	-	3	-	3	-	ns
Removal Time \overline{R} , \overline{S} , to CP (Figure 6)	^t REM		4.5	6	-	-	8	-	9	-	ns
Pulse Width R, S (Figure 2)	t _W		4.5	16	-	-	20	-	24	-	ns
Pulse Width CP (Figure 2)	t _W	-	4.5	18	-	-	23	-	27	-	ns
CP Frequency	fMAX	-	4.5	25	-	-	20	-	16	-	MHz

Switching Specifications Input t_r , $t_f = 6ns$

		TEST	v _{cc}		25°C		-40°C T	O 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES	•										
Propagation Delay, CP to Q, $\overline{\mathbb{Q}}$ (Figure 3)	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	-	175	-	220	-	265	ns
		C _L = 50pF	4.5	-	-	35	-	44	-	53	ns
		C _L = 15pF	5	-	14	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	30	-	37	-	45	ns
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	-	200	-	250	-	300	ns
\overline{R} , \overline{S} to Q , \overline{Q} (Figure 3)		C _L = 50pF	4.5	-	-	40	-	50	-	60	ns
		C _L = 15pF	5	-	17	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	34	-	43	-	51	ns
Transition Time (Figure 3)	t _{TLH} , t _{THL}	C _L = 50pF	2	-	-	75	-	95	-	110	ns
		C _L = 50pF	4.5	-	-	15	-	19	-	22	ns
		C _L = 50pF	6	-	-	13	-	16	-	19	ns
Input Capacitance	CI	-	-	-	-	10	-	10	-	10	pF


Switching Specifications Input t_p , t_f = 6ns (Continued)

		TEST	vcc		25°C		-40°C T	O 85°C	-55°C T	O 125°C		
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS	
CP Frequency	f _{MAX}	CL = 15pF	5	-	50	-	-	-	-	-	MHz	
Power Dissipation Capacitance (Notes 6, 7)	C _{PD}	-	5	-	25	-	-	-	-	-	pF	
HCT TYPES	HCT TYPES											
Propagation Delay, CP to Q, \overline{Q} (Figure 4)	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	-	35	-	44	-	53	ns	
Propagation Delay, R, S to Q, Q (Figure 4)	t _{PHL} , t _{PLH}	CL = 50pF	4.5	-	-	40	-	50	-	60	ns	
Transition Time (Figure 4)	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	-	15	-	19	-	22	ns	
Input Capacitance	Cl	-	-	-	-	10	-	10	-	10	pF	
CP Frequency	f _{MAX}	CL = 15pF	5	-	50	-	-	-	-	-	MHz	
Power Dissipation Capacitance (Notes 6, 7)	C _{PD}	-	5	-	30	i	-	-	-	-	pF	

NOTES:

- 6. $C_{\mbox{\scriptsize PD}}$ is used to determine the dynamic power consumption, per flip-flop.
- 7. $P_{D} = C_{PD} \ V_{CC}^2 \ f_i + \Sigma \ (C_L \ V_{CC}^2 \ f_0) \ where \ f_i = input \ frequency, \ f_0 = output \ frequency, \ C_L = output \ load \ capacitance, \ V_{CC} = supply \ voltage.$

Test Circuits and Waveforms



NOTE: Outputs should be switching from 10% V_{CC} to 90% V_{CC} in accordance with device truth table. For f_{MAX} , input duty cycle = 50%.

FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH





FIGURE 3. HC AND HCU TRANSITION TIMES AND PROPAGA-TION DELAY TIMES, COMBINATION LOGIC



NOTE: Outputs should be switching from 10% V_{CC} to 90% V_{CC} in accordance with device truth table. For f_{MAX} , input duty cycle = 50%.

FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

Test Circuits and Waveforms (Continued)




FIGURE 5. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS




FIGURE 6. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

