

CMOS Presettable **Up/Down Counters** (Dual Clock With Reset)

High-Voltage Types (20-Volt Rating) CD40192 - BCD Type CD40193 - Binary Type

CD40192B Presettable BCD Up/ Down Counter and the CD40193B Presettable Binary Up/Down Counter each consist of 4 synchronously clocked, gated "D" type flip-flops connected as a counter. The inputs consist of 4 individual jam lines, a PRESET ENABLE control, individual CLOCK UP and CLOCK DOWN signals and a master RE-SET. Four buffered Q signal outputs as well as CARRY and BORROW outputs for multiple-stage counting schemes are provided.

The counter is cleared so that all outputs are in a low state by a high on the RE-SET line, A RESET is accomplished asynchronously with the clock. Each output is individually programmable asynchronously with the clock to the level on the corresponding jam input when the PRESET **ENABLE** control is low.

The counter counts up one count on the positive clock edge of the CLOCK UP signal provided the CLOCK DOWN line is high. The counter counts down one count on the positive clock edge of the CLOCK DOWN signal provided the CLOCK UP line is high.

The CARRY and BORROW signals are high when the counter is counting up or down. The CARRY signal goes low one-half clock cycle after the counter reaches its maximum count in the count-up mode. The BORROW signal goes low one-half clock cycle after the counter reaches its minimum count in the count-down mode. Cascading of multiple packages is easily accomplished without the need for additional external circuitry by tying the BORROW and CARRY outputs to the CLOCK DOWN and CLOCK UP inputs, respectively, of the succeeding counter package.

The CD40192B and CD40193B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

CD40192B, CD40193B Types

PRESET

лı

J2

14

CLOCK UP

RESET

CLOCK DOWN

Q1

Q3

CLOCK DOWN

CLOCK UP -

13 10

CD401928 CD40193B

FUNCTIONAL DIAGRAM

16 - VDO - JI

15

14

13

11

10

CD40192B, CD40193B

RESET

- CARRY 12

> 34 9

- BORROW

PRESET ENABLE

9205-2756482

01

2 02

6 03

7 04

13 BORROW

VDD*16

V55=8

92CS- 27561R

12 CARRY

Features:

- Individual clock lines for counting up or counting down Synchronous high-speed carry and borrow propagation
- delays for cascading
- Asynchronous reset and preset capability
- Medium-speed operation—f_{CL} = 8 MHz (typ.) @ 10 V
- 5-V, 10-V, and 15-V parametric ratings Standardized, symmetrical output
- characteristics 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin over full package temperature rance

$$1 \text{ V at } \text{V}_{\text{DD}} = 5 \text{ V}$$
 2 V at $\text{V}_{\text{DD}} = 10 \text{ V}$
2.5 V at $\text{V}_{\text{DD}} = 15 \text{ V}$

Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices'

Applications:

- Up/down difference counting
- Multistage ripple counting
- Synchronous frequency dividers
- A/D and D/A conversion





Fig. 1 - CD401928 logic diagram (BCD).



TRUTH TA	

CLOCK UP	CLOCK DOWN	PRESET	RESET	ACTION
<u></u>	1 A 1	1	0	COUNT UP
	1	. 1	0	NO COUNT
1 - 1 - S		1	0	COUNT DOWN
1		1	0	NO COUNT
X	X	0	0	PRESET
x	X	x	1	RESET






Fig. 3 - CD40192B timing diagram.

9205-2

3


COMMERCIAL CMOS







CD40192B, CD40193B Types


MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to VSS Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C 500mW
For T _A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA)55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max












RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$ (unless otherwise specified) For maximum reliability, nominal operating conditions should be selected so that operation is

always within the following ranges.

5

V _{DD} (V)			UNITS
1 197	Min.	Max.	
-	3	18	2.43
5	80	×.	2
10 15	40 30		ns Net set
5	480		
10	300		ns
5	240	-	
10 15	170 140	-	ns
5	180	-	·
10	90		ns
	60		
-		2	
	DC		MHz
	<mark>∤</mark>		ļ
-	- 1	1	
	:		μs
	10 15 5 10 15 5 10 15 5	5 80 10 40 15 30 5 480 10 300 15 260 5 240 10 170 15 140 5 180 10 90 15 60 5 10 15 7 10 15 10 DC 15 10 15 - 10 -	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

CD40192B, CD40193B Types



3

COMMERCIAL CMOS

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $(10^{-3}$ inch).

3-435

CD40192B, CD40193B Types

OLUE


Fig. 17 – Input current test circuit.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$


Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω


ь, à

1.5



* The time required for RESET or PRESET ENABLE control to be removed before clocking (see timing diagram, Fig. 10.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



Copyright © 1999, Texas Instruments Incorporated